메뉴 건너뛰기




Volumn 39, Issue 4 B, 2000, Pages 2321-2324

Analytical single-electron transistor (SET) model for design and analysis of realistic SET circuits

Author keywords

Circuit simulation; Coulomb blockade; Device modeling; Master equation; Orthodox theory; SET; Single electron tunneling; SPICE

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; CORRELATION METHODS; CURRENT VOLTAGE CHARACTERISTICS; ELECTRON TUNNELING; HYBRID INTEGRATED CIRCUITS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; SEMICONDUCTOR DEVICE MODELS; SEMICONDUCTOR DEVICE STRUCTURES;

EID: 0033715104     PISSN: 00214922     EISSN: None     Source Type: Journal    
DOI: 10.1143/jjap.39.2321     Document Type: Article
Times cited : (103)

References (14)
  • 13
    • 33645042063 scopus 로고    scopus 로고
    • SILVACO International, Santa Clara, CA 94054, USA
    • SILVACO International, Santa Clara, CA 94054, USA.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.