Systematic analysis and modeling of integrated inductors and transformers in RF IC design

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 8, 2000, Pages 699-713

  Koutsoyannopoulos, Yorgos K ^a   Papananos, Yannis ^b  

^a NATIONAL TECHNICAL UNIVERSITY OF ATHENS   (Greece)

^b HELIC SA   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED NETWORK ANALYSIS; ELECTRIC NETWORK SYNTHESIS; ELECTRIC TRANSFORMERS; INTEGRATED CIRCUIT LAYOUT; MICROPROCESSOR CHIPS;

INTEGRATED SPIRAL INDUCTORS;

POWER INDUCTORS;

EID: 0034246576     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.861403     Document Type: Article

References (49)

1. Y. Papananos and Y. Koutsoyannopoulos, Efficient utilization of on-chip inductors in silicon RF 1C design using a novel CAD tool; the LNA paradigm, in Proc. ISCAS'98. vol. 6, Monterey, CA, June 1998, pp. 118-121.
2. H. Ainspan, M. Soyuer, J. Plouchart, and J. Burghartz, A 6.25-GHz low DC power low-noise amplifier in SiGe, in Proc. CICC 1997, pp. 177-180.
3. J. R. Long and M. A. Copeland, A 1.9 GHz low-voltage silicon bipolar receiver front-end for wireless personal communication systems, IEEE J. Solid-State Circuits, vol. 30, pp. 1438-1447, Dec. 1995.
4. B. H. Park and P. E. Allen, Low-power, low-phase-noise CMOS voltage controlled oscillator with integrated LC resonator, in Proc. ISCAS'98, vol. 4, Monterey, CA, June 1998, pp. 42124.
5. Y Koutsoyannopoulos, Y Papananos, C. Alemanni, and S. Bantas, A generic CAD model for arbitrarily shaped and multi-layer integrated inductors on silicon substrates, in Proc. 1997 European Solid-State Circuits Conf., Southampton, U.K., Sept. 1997, pp. 320-323.
6. J. Long and M. Copeland, The modeling, characterization, and design of monolithic inductors for silicon RF IC's, IEEE J. Solid-State Circuits, vol. 32, pp. 357-369, Mar. 1997.
7. A. Niknejad and R. Meyer, Analysis, design, and optimization of spiral inductors and transformers for Si RF IC's,IEEEJ. Solid-State Circuits, vol. 33, pp. 1470-1481, Oct. 1998.
8. J. Zhou and D. Allstot, Monolithic transformers and their application in a differential CMOS RF low-noise amplifier, IEEE J. Solid-State Circuits, vol. 33, pp. 2020-2027, Dec. 1998.
9. A. L. L. Pun, T. Yeung, J. Lau, F. J. R. Clément, and D. K. Su, Substrate noise coupling through planar spiral inductor, IEEE J. Solid-State Circuits, vol. 33, pp. 877-884, June 1998.
10. Z. M. Hejazi, P. S.Excell, andZ. Jiang, Accurate distributed inductance of spiral resonators, IEEE Microwave Guided Wave Lett., vol. 8, pp. 164-166, Apr. 1998.
11. J. Croîs, P. Kinget, J. Craninckx, and M. Steyaert, An analytical model of planar inductors on lowly doped silicon substrates for high frequency analog design up to 3 GHz, in Proc. Dig. 1996 Symp. VLSI Circuits, Hawaii, June 1996, pp. 28-29.
12. C. P. Yue, C. Ryu, J. Lau, T. H. Lee, and S. S. Wong, A physical model for planar spiral inductors on silicon, in Proc. Tech. Dig. 1996 Int. Electron Devices Mtg., Dec. 1996, pp. 155-158.
13. H. Ronkainen, H. Kattelus, E. Tarvainen, T. Riihisaari, M. Andersson, and P. Kuivalainen, 1C compatible planar inductors on silicon, IEE Proc. Circuits Devices Syst., vol. 144, Feb. 1997.
14. S. Chaki, S. Aono, N. Andoh, Y Sasaki, N. Tanino, and O. Ishihara, Experimental study on spiral inductors, Proc. Dig. 1995IEEEMTT-S, pp. 753-756, June 1995.
15. K. B. Ashby, I. A. Koullias, W. C. Finley, J. J. Bastek, and S. Moinian, High Q inductors for wireless applications in a complementary silicon bipolar process, IEEEJ. Solid-State Circuits, vol. 31, pp. 4-9, Jan. 1996.
16. F. W. Grover, Inductance Calculations. New York: Van Nostrand, 1946.
17. H. A. Wheeler, Transmission-line properties of a strip on a dielectric sheet on a plane, IEEE Trans. Microwave Theory Tech., vol. 25, pp. 631-647, Aug. 1977.
18. H. Hasegawa, M. Furukawa, and H. Yanai, Properties of microstrip line on Si-SiO2 system, IEEE Trans. Microwave Theory Tech., vol. 19, pp. 869-881, Nov. 1971.
19. E. Pettenpaul, H. Capusta, A. Weisgerber, H. Mampe, J. Luginsland, and I. Wolff, CAD models of lumped elements on GaAs up to 18 GHz, IEEE Trans. Microwave Theory Tech., vol. 36, pp. 294-304, Feb. 1988.
20. N. D. Arora, K. V. Raol, R. Schumann, and L. M. Richardson, Modeling and extraction of interconnect capacitances for multilayer VLSI circuits, IEEE Trans. Computer-Aided Design, vol. 15, pp. 58-67, Jan. 1996.
21. Y. Koutsoyannopoulos and Y Papananos, SISP: A CAD tool for simulating the performance of polygonal and multi-layer integrated inductors on silicon substrates, in Proc. 1997 Int. Conf. VLSI and CAD, Seoul, Korea, Oct. 1997, pp. 244-246.
22. Microelectronic Circuit Design Group. (1998). University of Athens, Athens, Greece. [Online] . Available: http://www.elab.ntua.gr/sisp
23. Rob Groves, private communication.
24. S. F. Mahmoud and E. Beyne, Inductance and quality-factor evaluation of planar lumped inductors in a multilayer configuration, IEEE Trans. Microwave Theory Tech., vol. 45, pp. 918-923, June 1997.
25. K. O, Estimation methods for quality factors of inductors fabricated in silicon integrated circuit process technologies, IEEE J. Solid-State Circuits, vol. 33, pp. 1249-1252, Aug. 1998.
26. J. Burghartz, D. Edelstein, M. Soyuer, H. Ainspan, and K. Jenkins, RF circuit design aspects of spiral inductors on silicon, IEEE J. Solid-State Circuits, vol. 33, pp. 2028-2034, Dec. 1998.
27. K. L. Fong, C. D. Hull, and R. G. Meyer, A class AB monolithic mixer for 900-MHz applications, IEEE J. Solid-State Circuits, vol. 32, pp. 1166-1172, Aug. 1997.
28. Y Koutsoyannopoulos, Y Papananos, S. Bantas, and C. Alemanni, Novel Si integrated inductor and transformer structures for RF 1C design, in Proc. ISCAS'99, vol. 2, Orlando, FL, June 1999, pp. 573-576.
29. S. Bantas, Y Papananos, and Y Koutsoyannopoulos, CMOS tunable bandpass RF filters utilizing coupled on-chip inductors, in Proc. ISCAS'99, vol. 2, Orlando, FL, June 1999, pp. 581-584.
30. J. Y C. Chang, A. A. Abidi, and M. Gaitan, Large suspended inductors on silicon and their use in a 2-//m CMOS RF amplifier, IEEE Electron Device Lett., vol. 14, pp. 246-248, May 1993.
31. J. Burghartz, D. Edelstein, K. Jenkins, and Y Kwark, Spiral inductors and transmission lines in silicon technology using copper-damascene interconnects and low-loss substrates, IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1961-1968, Oct. 1997.
32. T. Gokdemir, U. Karacaoglu, D. Budimir, S. Economides, A. Khalid, A. Rezazadeh, and I. Robertson, Multilayer passive components for uniplanar Si/SiGe MMICs, in Proc. Dig. 1997IEEERFICSymp., Denver, CO, June 1997.
33. J. Burghartz, A. Ruehli, K. Jenkins, M. Soyuer, and D. Nguyen-Ngoc, Novel substrate contact structure for high-Q silicon-integrated spiral inductors, in Proc. Tech. Dig. 1997, Int. Electron Devices Mtg., Washington, DC, Dec. 1997, pp. 55-58.
34. M. Park, C. S. Kirn, J. M. Park, H. K. Yu, and K. S. Nam, High Q microwave inductors in CMOS double-metal technology and its substrate bias effects for 2 GHz RF 1C's application, in Proc. Tech. Dig. 1997, Int. Electron Devices Mtg., Washington, DC, Dec. 1997, pp. 55-58.
35. D. Pehlke, A. Burstein, and M. Chang, Extremely high-Q tunable inductor for Si-based RF integrated circuit applications, in Proc. Tech. Dig. 1997, Int. Electron Devices Meeting, Washington, DC, Dec. 1997, pp. 55-58.
36. C. P. Yue and S. S. Wong, On-chip spiral inductors with patterned ground shields for Si-based RF IC's, IEEE]. Solid-State Circuits, vol. 33, pp. 743-752, May 1998.
37. I. Huynen, Novel fast multiline analysis of parasitic effects in CPW inductors for MMIC' s, IEEE Microwave Guided Wave Lett., vol. 8, pp. 72-74, Feb. 1998.
38. S. W. Paek and K. S. Seo, Air-gap stacked spiral inductor, IEEE Microwave Guided Wave Lett., vol. 7, pp. 329-330, Oct. 1997.
39. L. Zu, Y Lu, R. C. Frye, M. Y Lau, S. S. Chen, D. P. Kossives, J. Lin, and K. L. Tai, High Q-factor inductors integrated on MCM Si substrates, IEEE Trans. Comp., Pack., and Manufact. Tech.-Pt. B, vol. 19, pp. 635-642, Aug. 1996.
40. M. Park, S. Lee, H. K. Yu, J. G. Koo, and K. S. Nam, High Q CMOScompatible microwave inductors using double-metal interconnection silicon technology, IEEE Microwave Guided Wave Lett., vol. 7, pp. 45-47, Feb. 1997.
41. [41 ] R. B. Merrill, T. W. Lee, H. You, R. Rasmussen, and L. A. Moberly, Optimization of high Q integrated inductors for mult-level metal CMOS, in Dig. 1995 Int. Electron Devices Meeting, Dec. 1995, pp. 983-986.
42. S. Pipilos, Y Tsividis, J. Fenk, and Y Papananos, A Si 1.8 GHz RLC filter with tunable center frequency and quality factor, IEEE J. SolidState Circuits, vol. 31, pp. 1517-1525, Oct. 1996.
43. A. C. Reyes, S. M. El-Ghazaly, S. Dorn, M. Dydyk, D. K. Schroder, and H. Patterson, Coplanar waveguides and microwave inductors on silicon substrates, IEEE Trans. Microwave Theory Tech., vol. 43, pp. 2016-2022, Sept. 1995.
44. R. Groves, D. L. Harame, and D. Jadus, Temperature dependence of Q and inductance in spiral inductors fabricated in a silicon-germanium/BiCMOS technology, IEEE J. Solid-State Circuits, vol. 32, pp. 1455-1459, Sept. 1997.
45. B. Razavi, CMOS technology characterization for analog and RF design, in Proc. CICC'98, Santa Clara, CA, May 1998, pp. 23-30.
46. J. Craninckx and M. Steyaert, A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors, IEEE J. Solid-State Circuits, vol. 32, pp. 736-744, May 1997.
47. J. Burghartz, M. Soyuer, and K. Jenkins, Microwave inductors and capacitors in standard multilevel interconnect silicon technology, IEEE Trans. Microwave Theory Tech., vol. 44, pp. 100-104, Jan. 1996.
48. M. Park, S. Lee, C. S. Kirn, H. K. Yu, and K. S. Nam, The detailed analysis of high Q CMOS-compatible microwave spiral inductors in silicon technology, IEEE Trans. Electron Devices, vol. 45, pp. 1953-1959, Sept. 1998.
49. Y Xie, M. R. Frei, A. J. Becker, C. A. King, D. Kossives, L. T. Gomez, and S. K. Theiss, An approach for fabricating high-performance inductors on low-resistivity substrates, IEEE]. Solid-State Circuits, vol. 33, pp. 1433-1438, Sept. 1998.