An evaluation of parallel simulated annealing strategies with application to standard cell placement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 16, Issue 4, 1997, Pages 398-410

  Chandy, John A ^a  

^a Sierra Vista Research   (United States)

Author keywords

Parallel simulated annealing; Standard cell placement

Indexed keywords

COMPUTER AIDED DESIGN; MARKOV PROCESSES; PARALLEL ALGORITHMS; PARALLEL PROCESSING SYSTEMS;

SOFTWARE PACKAGE PROPERPLACE; SOFTWARE PACKAGE TIMBERWOLFSC;

SIMULATED ANNEALING;

EID: 0031119517     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.602476     Document Type: Article

References (43)

1. S. Kirkpatrick, C. D. Gelatt, and M. P. Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, pp. 671-680, May 1983.
2. C. Sechen and A. Sangiovanni-Vincentelli, "The TimberWolf placement and routing package," IEEE J. Solid State Circuits, vol. SSC-20, no. 2, pp. 510-522, Apr. 1985.
3. S. A. Kravitz and R. A. Rutenbar, "Placement by simulated annealing on a multiprocessor," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 534-549, July 1987.
4. P. Banerjee, M. H. Jones, and J. S. Sargent, "Parallel simulated annealing algorithms for standard cell placement on hypercube multiprocessors," IEEE Trans. Parallel Distrib. Syst., vol. 1, pp. 91-106, Jan. 1990.
5. J. S. Rose, W. Martin Snelgrove, and Z. G. Vranesic, "Parallel cell placement algorithms with quality equivalent to simulated annealing," IEEE Trans. Computer-Aided Design, vol. 7, pp. 387-396, Mar. 1988.
6. M. D. Durand, "Accuracy vs. speed in placement," IEEE Design Test Computers, pp. 8-34, June 1989.
7. S.-Y. Lee and K.-G. Lee, "Asynchronous communication of multiple Markov chains in parallel simulated annealing," in Proc. Int. Conf. Parallel Processing, St. Charles, IL, Aug. 1992, pp. III:169-III:176.
8. E. H. L. Aarts and J. H. M. Korst, "Boltzmann machines as a model for parallel annealing," Algorithmica, vol. 6, pp. 437-4165, 1991.
9. E. E. Witte, R. D. Chamberlain, and M. A. Franklin, "Parallel simulated annealing using speculative computation," IEEE Trans. Parallel Distrib. Syst., vol. 2, pp. 483-494, Oct. 1991.
10. F. Darema, S. Kirkpatrick, and V. A. Norton, "Parallel algorithms for chip placement by simulated annealing," IBM J. Res. Develop., vol. 31, no. 3, pp. 391-402, May 1987.
11. R. Jayaraman and R. A. Rutenbar, "Floorplanning by annealing on a hypercube multiprocessor," in Dig. Papers, Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1987, pp. 346-349.
12. K. P. Belkhale and P. Banerjee, "Parallel algorithms for VLSI circuit extraction," IEEE Trans. Computer-Aided Design, vol. 10, pp. 604-618, May 1991.
13. B. A. Tonkin, "Circuit extraction on a message passing multiprocessor," in Proc. Design Automation Conf., Orlando, FL, June 1990, pp. 260-265.
14. S. J. Chandra and J. H. Patel, "Test generation in a parallel processing environment," in Proc. Int. Conf. Computer Design, Rye Brook, NY, Oct. 1988.
15. H. Fujiwara and T. Inoue, "Optimal granularity of test generation in a distributed system," IEEE Trans. Computer-Aided Design, vol. 9, pp. 885-892, Aug. 1990.
16. S. Paul and P. Banerjee, "A parallel branch and bound algorithm for test generation," IEEE Trans. Computer-Aided Design, vol. 9, pp. 313-322, Mar. 1990.
17. B. Ramkumar and P. Banerjee, "ProperCAD: A portable object-oriented parallel environment for VLSI CAD," IEEE Trans. Computer-Aided Design, vol. 13, pp. 829-842, July 1994.
18. W. Fenton, B. Ramkumar, V. A. Saletore, A. B. Sinha, and L. V. Kale, "Supporting machine independent programming on diverse parallel architectures," in Proc. Int. Conf. Parallel Processing, St. Charles, IL, Aug. 1991.
19. L. V. Kalé, "The Chare Kernel parallel programming system," in Proc. Int. Conf. Parallel Processing, St. Charles, IL, Aug. 1990, pp. 17-25.
20. B. Ramkumar and P. Banerjee, "ProperEXT: A portable parallel algorithm for VLSI circuit extraction," in Proc. Int. Parallel Processing Symp., 1993, pp. 434-438.
21. "Portable parallel test generation for sequential circuits," in Dig. Papers, Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1992, pp. 220-223.
22. K. De, B. Ramkumar, and P. Banerjee, "A portable parallel algorithm for logic synthesis using transduction," IEEE Trans. Computer-Aided Design, vol. 13, pp. 566-580, May 1994.
23. S. Kim, "Improved algorithms for cell placement and their parallel implementations," Ph.D. dissertation, Univ. Illinois Urbana-Champaign, Tech. Rep. CRHC-93-18/UILU-ENG-93-2231, July 1993,
24. S. Parkes, J. A. Chandy, and P. Banerjee, "A library-based approach to portable, parallel, object-oriented programming: Interface, implementation, and application," in Proc. Supercomputing '94, Washington, DC, Nov. 1994, pp. 69-78.
25. S. M. Parkes, "A class library approach to concurrent object-oriented programming with applications to VLSI CAD," Ph.D. dissertation, Univ. Illinois at Urbana-Champaign, Tech. Rep. CRHC-94-20/UILU-ENG-94-2235, Sept. 1994.
26. G. A. Agha, Actors: A Model of Concurrent Computation in Distributed Systems. Cambridge, MA: MIT Press, 1986.
27. A. A. Chien, Concurrent Aggregates: Supporting Modularity in Massively Parallel Programs. Cambridge, MA: MIT Press, 1993.
28. S. Parkes, P. Banerjee, and J. H. Patel, "ProperHITEC: A portable, parallel, object-oriented approach to sequential test generation," in Proc. Design Automation Conf., San Diego, CA, June 1994, pp. 717-721.
29. "A parallel algorithm for fault simulation based on PROOFS," in Proc. Int. Conf. Computer Design, Austin, TX, Oct. 1995.
30. K. De, J. A. Chandy, S. Roy, S. Parkes, and P. Banerjee, "Portable parallel algorithms for logic synthesis using the MIS approach," in Proc. Int. Parallel Processing Symp., Santa Barbara, CA, Apr. 1995, pp. 579-585.
31. V. Krishnaswamy and P. Banerjee, "Actor based parallel VHDL simulation using time warp," in Proc. 1996 Workshop Parallel Distributed Simulation, Philadelphia, PA, May 1996.
32. C. Sechen, "VLSI placement and global routing using simulated annealing," in VLSI, Computer Architecture and Digital Signal Processing. Boston, MA: Kluwer, 1988.
33. R. A. Rutenbar, "Simulated annealing algorithms: An overview," IEEE Circuits and Devices Mag., vol. 5, pp. 19-26, Jan. 1989.
34. J. Lam and J.-M. Delosme, "Performance of a new annealing schedule," in Proc. Design Automation Conf., 1988, pp. 306-311.
35. C. Sechen and K.-W. Lee, "An improved simulated annealing algorithm for row-based placement," in Dig. Papers, Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1987, pp. 478-181.
36. E. H. L. Aarts, F. M. J. de Bont, E. H. A. Habers, and P. J. M. van Laarhoven, "Parallel implementations of the statistical cooling algorithm," Integr. VLSI J., vol. 4, pp. 209-238, Sept. 1986.
37. A. Casotto, F. Romeo, and A. Sangiovanni-Vincentelli, "A parallel simulated annealing algorithm for the placement of macro-cells," IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 838-847, Sept. 1987.
38. A. Casotto and A. Sangiovanni-Vincentelli, "Placement of standard cells using simulated annealing on the connection machine," in Dig. Papers, Int. Conf. Computer-Aided Design, Santa Clara, CA, Nov. 1987, pp. 350-353.
39. C.-P. Wong and R.-D. Fiebrich, "Simulated annealing-based circuit placement algorithm on the connection machine system," in Proc. Int. Conf. Computer Design, Rye Brook, NY, Oct. 1987, pp. 78-82.
40. W.-J. Sun and C. Sechen, "A loosely coupled parallel algorithm for standard cell placement," in Dig. Papers, Int. Conf. Computer-Aided Design, San Jose, CA, Nov. 1994, pp. 137-144.
41. E. H. L. Aarts and P. J. M. van Laarhoven, "Simulated annealing: Theory and applications," in Mathematics and Its Applications. Boston, MA: Kluwer, 1987.
42. K.-G. Lee and S.-Y. Lee, "Efficient parallelization of simulated annealing using multiple Markov chains: An application to graph partitioning," in Proc. Int. Conf. Parallel Processing, St. Charles, IL, Aug. 1992, pp. III:177-III:180.
43. A. Sohn, "Parallel speculative computation of simulated annealing," in Proc. Int. Conf. Parallel Processing, St. Charles, IL, Aug. 1994, pp. III:8-III:11.