ProperCAD: A Portable Object-Oriented Parallel Environment for VLSI CAD

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 13, Issue 7, 1994, Pages 829-842

  Ramkumar, Balkrishna ^a   Banerjee, Prithviraj ^b  

^a UNIVERSITY OF IOWA   (United States)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; C (PROGRAMMING LANGUAGE); COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; COMPUTER SOFTWARE PORTABILITY; COMPUTER WORKSTATIONS; INTEGRATED CIRCUIT LAYOUT; OBJECT ORIENTED PROGRAMMING; PARALLEL PROCESSING SYSTEMS; SOFTWARE ENGINEERING; VLSI CIRCUITS;

OBJECT ORIENTED PARALLEL ENVIRONMENT; PARALLEL ALGORITHMS; PARALLEL PROGRAMMING; SEQUENTIAL ALGORITHMS; VLSI COMPUTER AIDED DESIGN;

COMPUTER AIDED DESIGN;

EID: 0028461470     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.293940     Document Type: Article

References (27)

1. G. A. Agha, Actors: A Model of Concurrent Computation in Distributed Systems. Cambridge, MA: MIT press, 1986.
2. P. Banerjee, M. H. Jones, and J. Sargent, “Parallel Simulated Annealing Algorithms for Standard Cell Placement on Hypercube Multiprocessors.” IEEE Trans. Parallel and Distributed Systems, no. 1, pp. 91–106, Jan. 1990.
3. K. P. Belkhale and P. Banerjee, “PACE: A Parallel VLSI Circuit Extractor on the Intel Hypercube Multiprocessor,” in Proc. Int. Conf. Computer Aided Design, Nov. 1988, pp. 326–329.
4. K. P. Belkhale and P. Banerjee, “PACE2: An Improved Parallel VLSI Extractor with Parameter Extraction,” in Proc. Inc Conf. Computer Aided Design, Nov. 1989, pp. 526–530.
5. K. De, B. Ramkumar, and P. Banerjee, “A Portable Parallel Algorithm for Logic Synthesis Using Transduction,” in Proc. Int. Conf Computer-Aided Aided Design, Nov. 1992, pp. 412–415.
6. W. Fenton, B. Ramkumar, V. A. Saletore, A. B. Sinha, and L. V. Kale, “Supporting Machine Independent Programming on Diverse Parallel Architectures,” in Int. Conf Parallel Processing, Aug. 1990, pp. 193–201.
7. D. T. Fitzpatrick, “MEXTRA: A Manhattan Circuit Extractor,” Tech. Rep. Electronics Research Lab M82/42, University of California at Berkeley, Jan. 1982.
8. A. Gupta, “ACE: A Circuit Extractor.” In Design Automation Conf, June 1983, pp. 721–725.
9. D. S. Harrison, P. Moore, R. L. Spickelmier, and A. R. Newton, “Data Management and Graphics Editing in the Berkeley Design Environment,” in Proc. Int. Conf. Computer-Aided Design, Nov. 1986, pp. 24–27.
10. R. Hon and A. Gupta, HEXT: A Hierarchical Circuit Extractor. Computer Science Press, 1983.
11. R. Jayaraman and R. A. Rutenbar, “Floorplanning by Annealing on a Hypercube Multiprocessor,” in Proc. Int. Conf. Computer Aided Design, Nov. 1987, pp. 346–349.
12. L. V. Kale, “The Chare Kernel Parallel Programming System,” in list. Conf Parallel Processing, Aug. 1990, pp. 17–25, August 1990.
13. S. H. Kim, J. Chandy, S. Parkes, B. Ramkumar, and P. Banerjee, “Prop-erPLACE: ErPLACE: A Portable Parallel Algorithm for Standard Cell Placement.” In Proc. Int. Parallel Processing Symp., Cancun, Mexico, Mar. 1994.
14. S. A. Kravitz and R. A. Rutenbar, “Multiprocessor-Based Placement by Simulated Annealing,” in Proc. 23rd Design Automation Conf, June 1986, pp. 567–573.
15. S. Levitin, “MACE: A Multiprocessor Approach to Circuit Extraction,” Master's thesis, MIT, Cambridge, MA, June 1986.
16. S. P. McCormick, “EXCL: A Circuit Extractor of IC Designs,” in Design Automation Conf., June 1984, pp. 624–628.
17. T. M. Niermann and J. H. Patel, “HITEC: A Test Generation Package for Sequential Circuits,” in Proc. European Conf Design Automation, Feb. 1991, pp. 214–218.
18. S. Patil, P. Banerjee, and J. H. Patel, “Parallel Test Generation for Sequential Circuits on General Purpose Multiprocessors,” in Proc. 28th Design Automation Conf, June 1991.
19. B. Ramkumar and P. Banerjee, “Portable Parallel Test Generation for Sequential Circuits,” in Proc. Inc Conf. Computer-Aided Design, Nov. 1992, pp. 220–223.
20. C. P. Ravikumar and S. Sastry, “Parallel Placement on Hypercube Architectures,” in Int. Conf Parallel Processing, Aug. 1989, pp. 97–100.
21. J. S. Rose, W. M. Snelgrove, and Z. G. Vranesic, “Parallel Cell Placement Algorithms with Quality Equivalent to Simulated Annealing.” IEEE Trans. Computer-Aided Design, vol. 7, no. 3, pp. 387–396. Mar. 1988.
22. W. S. Scott and J. K. Ousterhout, “Magic’s Circuit Extractor,” IEEE Design and Test, pp. 24–34, February 1986.
23. C. Sechen and A. L. Sangiovanni-Vincentelli, “The TimberWolf Placement and Routing Package.” IEEE J. Solid-State Circuits, vol. 20, no. 2, pp. 510–522, 1988.
24. S. L. Su, V. B. Rao, and T. N. Trick, “HPEX: A Hierarchical Parasitic Circuit Extractor,” in Design Automation Conf, June 1987.
25. P. Suaris and G. Kedem, “A Quadrisection-Based Combined Place and Route Scheme for Standard Cells,” IEEE Trans. Circuits and Systems, vol. 8, pp. 234–244, Mar. 1989.
26. B. A. Tonkin, “Circuit Extraction on a Message Passing Multiprocessor,” in Design Automation Conf, June 1990, pp. 260–265.
27. P. Wegner, “Conceptual Evolution of Object-Oriented Programming,” in Object-Oriented Programming Systems, Languages and Applications, 1989, keynote talk.