Parallel Algorithms for VLSI Circuit Extraction

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 10, Issue 5, 1991, Pages 604-618

  Belkhale, Krishna P ^a   Banerjee, Prithviraj ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS, DIGITAL - PARALLEL PROCESSING;

CIRCUIT PARTITIONING/MAPPING; HYPERCUBE MULTIPROCESSOR; MANHATTAN RECTANGLES; MERGE ALGORITHM; SHARED MEMORY MULTIPROCESSOR; VLSI CIRCUIT EXTRACTION;

INTEGRATED CIRCUITS, VLSI;

EID: 0026156376     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.79498     Document Type: Article

References (31)

1. T. Blank, “A survey of hardware accelerators used in computer-aided design.” IEEE Design Test, pp. 21–39, Aug. 1984.
2. P. Agrawal, W. J. Dally, A. K. Ezzat, W. C. Fischer, H. V. Jagdish, and A. S. Krishnakumar, “Architecture and design of the MARS hardware accelerator,” in Proc. 24th Design Automation Conf., June 1987, pp. 108–113.
3. F. Darema and G. F. Pfister, “Multipurpose parallelism for VLSI CAD on the RP3,” IEEE Design Test Comput., vol. 4. pp. 19–27, Oct. 1987.
4. R. J. Smith, “Fundamentals of parallel logic simulation,” in Proc. 23rd Design Automation Conf., pp. 2–12, June 1986.
5. R. E. Bryant, “Data parallel switch level simulation.” in Proc. Int. Conf. Computer-Aided Design, Nov. 1988, pp. 354–357.
6. J. T. Deutsch and A. R. Newton, “MSPLICE: A multiprocessor-based circuit simulator,” in Proc. Int. Conf. on Parallel Processing, Aug. 1984, pp. 207–214.
7. S. Patil and P. Banerjee, “A parallel branch and bound algorithm for test generation,” in Proc. 26th Design Automation Conf., June 1989, pp. 339–343.
8. A. Casotto, F. Romeo, and A. S. Vincentelli, “A parallel simulated annealing algorithm for the placement of macro-cells,” IEEE Trans. Computer-Aided Design, pp. 838–847, Sept. 1987.
9. S. A. Kravitz and R. A. Rutenbar, “Placement by simulated annealing on a multiprocessor,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 534–549, June 1987.
10. J. Rose, “Locusroute: A parallel global router for standard cells,” in Proc. Design Automation Conf., June 1988. pp. 189–195.
11. G. E. Bier and A. R. Pleszkun, “An algorithm for design rule checking on a multiprocessor,” in Proc. 22nd Design Automation Conf., June 1985, pp. 299–303.
12. F. Gregoretti and Z. Segall, “Analysis and evaluation of VLSI design rule checking implementation in a multiprocessor,” in Proc. Int. Conf. Parallel and Processing, Aug. 1984. pp. 7–14.
13. E. C. Carlson and R. A. Rutenbar, “Mask verification of the connection machine,” in Proc. 25th Design Automation Conf., June 1988, pp. 134–140.
14. S. Levitin, “A multiprocessing approach to circuit extraction,” Master’s thesis, MIT, 1986.
15. K. P. Belkhale and P. Banerjee, “PACE: A parallel VLSI circuit extractor on the intel hypercube multiprocessor,” in Proc. Int. Conf. on Computer-Aided Design, Nov. 1988.
16. —, “PACE2: An improved parallel VLSI extractor with parameter extraction,” in Proc. Int. Conf. on Computer-Aided Design, Nov. 1989, pp. 526–529.
17. D. T. Fitzpatrick, “MEXTRA; A manhattan circuit extractor,” Electron. Res. Lab Memo M82/42, Univ. California, Berkeley, Jan. 1982.
18. A. Gupta, “ACE: A circuit extractor.” in Proc. 20th Design Automation Conf., June 1983, pp. 721–725.
19. S. P. McCormick, “EXCL: A circuit extractor of IC designs.” in Proc. 21st Design Automation Conf. June 1984, pp. 624–628.
20. W. S. Scott and J. K. Ousterhout, “Magic’s circuit extractor.” IEEE Design Test, pp. 24–34, Feb. 1986.
21. R. Hon and A. Gupta, HEXT: A Hierchical Circuit Extractor. Rockville, MD Computer Science, 1983, pp. 18–34.
22. S.-Lin Su, V. B. Rao, and T. N. Trick, “HPEX: A hierarchical parasitic circuit extractor,” in Proc. 24th Design Automation Conf., June 1987, pp. 566–569.
23. G. M. Tarolli and W. J. Herman. “Hierarchical circuit extxclraction with detailed parasitic capacitance,” in Proc. 20th Design Automation Conf, 1983, pp. 337–345.
24. M. E. Newell and D. T. Fitzpatrick, “Exploiting structure in integrated circuit design analysis,” in Proc. Conf, on Advanced Research in VLSI, 1982, pp. 84–92.
25. T. G. Szymanski and C. J. Van Wyk, “Goalie: a space efficient system for VLSI artwork analysis,” IEEE Design Test Comput., vol. 2, no. 3, pp. 64–72, 1985.
26. Y. Saad and M. H. Schultz, “Topological properties of hypercubes,” IEEE Trans. Comput., vol. 37, pp. 867–872. July 1988.
27. K. P. Belkhale and P. Banerjee, “Recursive partitions on multiprocessors,” IEEE Trans. Parallel Distrib. Syst. to be published.
28. —, “Parallel algorithms for geometric connected component labeling on a hypercube multiprocessor,” IEEE Trans. Comput., to be published.
29. K. W. Chiang, “Resistance extraction and resistance calculation in GOALIE2,” in Proc. Design Automation Conf., June 1989, pp. 682–685.
30. S. L. Su, V. B. Rao, and T. N. Trick. “A simple and accurate node reduction technique for interconnect modeling in circuit extraction.” in Proc. Int. Conf. on Computer-Aided Design. Nov. 1986, pp. 270–273.
31. E. Horowitz and S. Sahni, in Fundamentals of Computer Algorithms. Rockville, MD: Computer Science, 1978.