Accuracy vs. speed in placement

IEEE Design and Test of Computers

Volumn 6, Issue 3, 1989, Pages 8-34

  Durand, M D ^a  

^a Och Spine at New York Presbyterian Hospitals   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SYSTEMS, DIGITAL - PARALLEL PROCESSING; INTEGRATED CIRCUITS - COMPUTER AIDED DESIGN; MATHEMATICAL TECHNIQUES - COMBINATORIAL MATHEMATICS; SYSTEMS SCIENCE AND CYBERNETICS - HEURISTIC PROGRAMMING;

CONNECTION MACHINE IMPLEMENTATION; PARALLEL SIMULATED ANNEALING; PERIODIC SYNCHRONIZATION; SCHEDULING HEURISTICS; SHARED MEMORY IMPLEMENTATION; VLSI PLACEMENT;

INTEGRATED CIRCUITS, VLSI;

EID: 0024686286     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/54.32410     Document Type: Article

References (22)

1. S. Kirkpatrick, C. Gelatt, Jr., and M. Vecchi, “Optimization by Simulated Annealing,” Science, Vol. 220, No. 459, May 1983, pp. 45-54.
2. D. Johnson et al., Optimization by Simulated Annealing: An Experimental Evaluation (Part l), draft, AT&T Bell Laboratories, Murray Hill, N.J., 1987.
3. S. White, “Concepts of Scale in Simulated Annealing,” Proc. Inf'l Conf. on Computer Design, 1984, pp. 646-651.
4. C. Sechen and A. Sangiovanni-Vincentelli, ‘The TimberWolf Placement and Routing Package,” IEEEJ. Solid-State Circuits, Vol. SC-20, No. 2, Apr. 1985, pp. 510-522.
5. S. Kravitz and R. Ruttenbar, “Placement by Simulated Annealing on a Multiprocessor,” IEEE Trans. Computer-Aided Design, Vol. CAD-6, No. 4, July 1987, pp. 534-549.
6. J. Rose et al., “Fast, High Quality VLSI Placement on an MIMD Multiprocessor,” Proc. Inti Conf. on Computer-Aided Design, 1986, pp. 42-45.
7. J. Rose. W. Snelgrove, and Z. Vranesic, “Parallel Standard Cell Placement Algorithms with Quality Equivalent to Simulated Annealing,” IEEE Trans. Computer-Aided Design, Vol. CAD-7, No. 3, Mar. 1988, pp. 387-396.
8. M. Breuer, “Min-Cut Placement,” J. Design Automation and Fault Tolerant Computing, Vol. 1, No. 4, Oct. 1977, pp. 343-362.
9. A. Casotto, F. Romeo, and A. Sangiovanni-Vincentelli, “A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells,” Proc. Int'l Conf. on Computer-Aided Design, 1986, pp. 30-33.
10. A. Casotto, F. Romeo, and A. Sangiovanni-Vincentelli, “A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells,” IEEE Trans. Computer-Aided Design, Vol. CAD-6, No. 5, Sept. 1987, pp. 838-847.
11. F. Darema-Rogers S. Kirkpatrick, and V. Norton, Simulated Annealing on Shared Memory Parallel Systems, tech. rpt. RC 12195 (#54812), IBM, Oct. 1986.
12. F. Darema, and G. Pfister, “Multipurpose Parallelism for VLSI CAD on the RP3,” IEEE Design & Test of Computers, Oct. 1987, pp. 19-27.
13. R. Jayaraman and R. Rutenbar, “Floorplanning by Annealing on a Hypercube Multiprocessor,” Int'l Conf. on Computer-Aided Design, IEEE, Nov. 1987, pp. 346-349.
14. F. Darema-Rodgers et al., A VM Parallel Environment, tech. rpt. RC 11225, IBM, Jan. 1985.
15. C. Seitz, ‘The Cosmic Cube,” Comm ACM, Vol. 28, No.1, Jan. 1985, pp. 22-33.
16. A. Casotto and A. Sangiovanni-Vincentelli, “Placement of Standard Cells Using Simulated Annealing on the Connection Machine,” Proc. Intl Conf. on Computer-Aided Design, Nov. 1987, pp. 350-353.
17. C-P. Wong and R-D. Fiebrich, “Simulated Annealing-Based Circuit Placement Algorithm on the Connection Machine System,” Proc. Int'l Conf. on Computer Design, 1987, pp. 78-82. 18. W. Hillis, The Connection Machine, MIT Press, Cambridge, Mass., 1985.
18. W. Hillis, The Connection Machine, MIT Press, Cambridge, Mass. 1985
19. L. Grover, Simulated Annealing using Approximate Calculations, draft, AT&T Bell Laboratories, Murray Hill, N.J., 1987.
20. P. Banneijee and M. Jones, “A Parallel Simulated Annealing Algorithm for Standard Cell Placement on a Hypercube Computer,” Proc. Inf'l Conf. on Computer-Aided Design, 1986, pp. 34-37.
21. M. Jones and P. Banneijee, “Performance of a Parallel Algorithm for Standard Cell Placement on the Intel Hypercube,” Proc. Design Automation Conf. 1987, pp. 807-813.
22. M. Jones and P. Banneijee, “An Improved Simulated Annealing Algorithm for Standard Cell Placement.,” Proc. Int'l Conf. on Computer Design, 1987, pp. 83-86.