Using Value Prediction to Increase the Power of Speculative Execution Hardware

ACM Transactions on Computer Systems

Volumn 16, Issue 3, 1998, Pages 234-270

  Gabbay, Freddy ^a   Mendelson, Avi ^a  

^a TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

C.0 Computer Systems Organization : General system architectures; C.1.1 Processor Architectures : Single Data Stream Architectures RISC; C.5.3 Computer System Implementation : Microcomputers microprocessors; Design; Experimentation; Measurement

Indexed keywords

COMPUTER OPERATING SYSTEMS; REDUCED INSTRUCTION SET COMPUTING;

SPECULATIVE EXECUTION HARDWARE;

MICROPROCESSOR CHIPS;

EID: 0032132091     PISSN: 07342071     EISSN: None     Source Type: Journal    
DOI: 10.1145/290409.290411     Document Type: Article

References (39)

1. ADAM, T. L., CHANDY, K. M., AND DICKSON, J. R. 1974. A comparison of list scheduling for parallel processing systems. Commun. ACM 17, 12 (Dec.), 685-690.
2. AHO, A. V., SETHI, R., AND ULLMAN, J. D. 1986. Compilers: Principles, Techniques, and Tools. Addison-Wesley Longman Publ. Co., Inc., Reading, MA.
3. AIKEN, A. AND NICOLAU, A. 1988. Perfect pipelining: A new loop parallelization technique. In Proceedings of the 2nd European Symposium on Programming (New York, Mar.), H. Ganzinger, Ed. 221-235.
4. BLAINEY, R. J. 1994. Instruction scheduling in the TOBEY compiler. IBM J. Res. Dev. 38, 5 (Sept.), 577-593.
5. CHANG, P.-Y., EVERS, M., AND PATT, Y. N. 1996. Improving branch prediction accuracy by reducing pattern history table interference. In Proceedings of the Conference on Parallel Architectures and Compilation Techniques (PACT). 48-57.
6. CHARLESWORTH, A. E. 1981. An approach to scientific array processing: The architectural design of the AP-120B/FPS family. Computer 14, 9 (Sept.), 18-27.
7. CHEN, T. F. AND BEAR, J. L. 1995. Effective hardware-based data prefetching for high-performance processors. IEEE Trans. Comput. 44, 5 (May), 609-623.
8. DAVIDSON, S., LANDSKOV, D., SHRIVER, B. D., AND MALLET, P. W. 1981. Some experiments in local microcode compaction for horizontal machines. IEEE Trans. Comput. C-30, 7 (July), 460-477.
9. DIEP, T. A., NELSON, C., AND SHEN, J. P. 1995. Performance evaluation of the PowerPC 620 micro-architecture. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA '95, Santa Margherita Ligure, Italy, June 22-24). ACM Press, New York, NY, 163-174.
10. DITZEL, D. R. AND MCLELLAN, H. R. 1987. Branch folding in the CRISP microprocessor: Reducing branch delay to zero. In Proceedings of the 14th Annual International Symposium on Computer Architecture (ISCA '87, Pittsburgh, PA, June 2-5), D. St. Clair, Ed. ACM Press, New York, NY, 2-8.
11. EDMONDSON, J. H., RUBINFELD, P., PRESTON, R., AND RAJAGOPALAN, V. 1995. Superscalar instruction execution in the 21164 Alpha microprocessor. IEEE Micro 15, 2 (Apr.), 33-43.
12. ELLIS, J. R. 1986. Bulldog: A Compiler for VLSI Architectures. MIT Press, Cambridge, MA.
13. FISHER, J. A. 1979. The optimum of horizontal microcode within and beyond basic blocks: An application of processor scheduling with resources. Ph.D. dissertation, Tech. Rep. COO-3077-161. Courant Mathematics and Computing Laboratory, New York University, New York, NY.
14. FISHER, J. A. AND FREUDENBERGER, S. M. 1992. Predicting conditional branch directions from previous runs of a program. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-V, Boston, MA, Oct. 12-15). ACM Press, New York, NY, 85-95.
15. FUAND, J. W. C. AND PATEL, J. H. 1992. Stride directed prefetching in scalar processors. In Proceedings of the 25th Annual International Symposium on Microarchitecture (MICRO 25, Portland, OR, Dec. 1-4). IEEE Computer Society Press, Los Alamitos, CA, 102-110.
16. GABBAY, F. AND MENDELSON, A. 1996. Speculative execution based on value prediction. Tech. Rep. 1080. Electrical Engineering Department, Technion - Israel Institute of Technology, Haifa, Israel.
17. GABBAY, F. AND MENDELSON, A. 1997. Can program profiling support value prediction?. In Proceedings of the 30th Annual ACM/IEEE International Symposium on Microarchitecture. ACM, New York, NY.
18. GABBAY, F. AND MENDELSON, A. 1998. The effect of instruction-fetch bandwidth on value prediction. In Proceedings of the 25th International Symposium on Computer Architecture.
19. GONZALES, J. AND GONZALES, A. 1997. Speculative execution via address prediction and data prefetching. In Proceedings of the 11th International Conference on Supercomputing. 196-203.
20. GWENNAP, L. 1995. Intel's P6 uses decoupled superscalar design. Microprocess. Rep. 9, 2 (Feb.).
21. KELLER, R. M. 1975. Look-ahead processors. ACM Comput. Surv. 7, 4 (Dec.), 177-195.
22. JOHNSON, M. 1990. Superscalar Microprocessor Design. Prentice Hall, Englewood Cliffs, NJ.
23. LAM, M. S. 1988. Software pipelining: An effective scheduling technique for VLIW machines. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '88, Atlanta, GA, June 22-24), R. L. Wexelblat, Ed. ACM Press, New York, NY, 318-328.
24. LAM, M. S. 1989. A Systolic Array Optimizing Compiler. Kluwer Academic Publishers, Hingham, MA.
25. LIPASTI, M. H., WILKERSON, C. B., AND SHEN, J. P. 1996a. Value locality and load value prediction. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII). ACM Press, New York, NY.
26. LIPASTI, M. H., WILKERSON, C. B., AND SHEN, J. P. 1996b. Exceeding the dataflow limit via value prediction. In Proceedings of the 29th Annual ACMI IEEE International Symposium on Microarchitecture. ACM, New York, NY.
27. MCFARLING, S. AND HENNESSY, J. 1986. Reducing the cost of branches. In Proceedings of the 13th Annual International Symposium on Computer Architecture (ISCA '86, Tokyo, Japan, June 2-5). IEEE Computer Society Press, Los Alamitos, CA, 396-403.
28. PINTER, S. S. AND YOAZ, A. 1996. Tango: A hardware-based data prefetching technique for super-scalar processors. In Proceedings of the 29th Annual ACM/IEEE International Symposium on Microarchitecture. ACM, New York, NY.
29. RAU, B. R. AND GLAESER, C. D. 1981. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. In Proceedings of the 14th Annual Workshop on Microprogramming. 183-198.
30. SIMONE, M., ESSEN, A., IKE, A., KRISHNAMOORTHY, A., MARUYAMA, T., PATKAR, N., RAMASWAMI, M., SHEBANOW, M., THIRUMALAISWAMY, V., AND TOVEY, D. 1995. Implementation trade-offs in using restricted data flow architecture in high performance RISC microprocessors. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA '95, Santa Margherita Ligure, Italy, June 22-24). ACM Press, New York, NY, 151-162.
31. SUN MICROSYSTEMS. 1992. Introduction to Shade. Tech. Rep. 415-960-1300 (Revision A of 1/Apr/92). Sun Microsystems, Inc., Mountain View, CA.
32. SMITH, A. AND LEE, J. 1984. Branch prediction strategies and branch-target buffer design. Computer 17, 1 (Jan.), 6-22.
33. SMITH, J. E. 1981. A study of branch prediction techniques. In Proceedings of the 8th International Symposium on Computer Architecture.
34. TOMASULO, R. M. 1967. An efficient algorithm for exploiting multiple arithmetic units. IBM J. Res. Dev. 11, 1 (Jan.), 25-33.
35. WALL, D. W. 1991. Limits of instruction-level parallelism. In Proceedings of the 4th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV, Santa Clara, CA, Apr. 8-11). ACM Press, New York, NY, 248-259.
36. WEISS, S. AND SMITH, J. E. 1987. A study of scalar compilation techniques for pipelined supercomputers. In Proceedings of the 2nd International Conference on Architectural Support for Programming Languages and Operating Systems (APLOS II, Palo Alto, CA, Oct. 5-8), R. Katz, Ed. IEEE Computer Society Press, Los Alamitos, CA, 105-109.
37. YEH, T.-Y. AND PATT, Y. N. 1991. Two-level adaptive training branch prediction. In Proceedings of the 24th Annual International Symposium on Microarchitecture (MICRO 24, Albuquerque, NM, Nov. 18-20). ACM Press, New York, NY, 51-61.
38. YEH, T. Y. AND PATT, Y. N. 1992. Alternative implementation of two-level adaptive branch prediction. In Proceedings of the 19th Annual International Symposium on Computer Architecture (ISCA '92, Gold Coast, Australia, May 19-21). ACM Press, New York, NY, 124-134.
39. YEH, T. Y. AND PATT, Y. N. 1993. A comparison of dynamic branch predictors that uses two levels of branch history. In Proceedings of the 20th Annual International Symposium on Computer Architecture (ISCA '94, San Diego, CA, May 16-19). ACM Press, New York, NY, 257-266.