Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures

Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016

Volumn , Issue , 2016, Pages 658-670

  Pothukuchi, Raghavendra Pradyumna ^a   Ansari, Amin ^b   Voulgaris, Petros ^a   Torrellas, Josep ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b Qualcomm Research   (United States)

Author keywords

Architectural control; Control theory; Tuning

Indexed keywords

COMPUTER ARCHITECTURE; CONTROL THEORY; EFFICIENCY; ENERGY EFFICIENCY; ROBUST CONTROL; TUNING;

ARCHITECTURAL CONTROL; ARCHITECTURAL PARAMETERS; FORMAL CONTROLS; MULTIPLE INPUT , MULTIPLE OUTPUTS; MULTIPLE OUTPUTS; RESOURCE EFFICIENCIES; ROBUST CONTROL SOLUTIONS; SINGLE PARAMETER;

CONTROLLERS;

EID: 84988317001     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCA.2016.63     Document Type: Conference Paper

References (56)

1. B. Sinharoy et al., "Advanced features in IBM POWER8 systems," IBM Jour. Res. Dev., vol. 59, no. 1, pp. 1:1-1:18, Jan. 2015.
2. E. Rotem, " Intel Architecture, Code Name Skylake Deep Dive: A New Architecture to Manage Power Performance and Energy Efficiency," Intel Developer Forum, Aug. 2015.
3. S. Jahagirdar et al., "Power Management of the Third Generation Intel Core Micro Architecture formerly Codenamed Ivy Bridge," in Hot Chips, 2012.
4. A. Naveh et al., "Power and Thermal Management in the Intel Core Duo Processor," Intel Technology Journal, vol. 10, no. 2, pp. 109-122, May 2006.
5. E. Rotem et al., "Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge," IEEE Micro, vol. 32, no. 2, pp. 20-27, Mar. 2012.
6. D. H. Albonesi et al., "Dynamically Tuning Processor Resources with Adaptive Processing," Computer, vol. 36, no. 12, pp. 49-58, Dec. 2003.
7. R. Balasubramonian et al., "Memory Hierarchy Reconfiguration for Energy and Performance in General-purpose Processor Architectures," in MICRO, 2000.
8. C. Isci et al., "Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management," in MICRO, 2006.
9. Z. Lu et al., "Control-theoretic Dynamic Frequency and Voltage Scaling for Multimedia Workloads," in CASES, 2002.
10. A. Vega et al., "Crank It Up or Dial It Down: Coordinated Multiprocessor Frequency and Folding Control," in MICRO, 2013.
11. S. Skogestad and I. Postlethwaite, Multivariable Feedback Control: Analysis and Design. John Wiley & Sons, 2005.
12. A. Bartolini et al., "A Distributed and Self-calibrating Model-Predictive Controller for Energy and Thermal Management of High-Performance Multicores," in DATE, 2011.
13. X. Fu et al., "Cache-Aware Utilization Control for Energy Efficiency in Multi-Core Real-Time Systems," in ECRTS, 2011.
14. Y. Wang et al., "Temperature-constrained Power Control for Chip Multiprocessors with Online Model Estimation," in ISCA, 2009.
15. Q. Wu et al., "Formal online methods for voltage/frequency control in multiple clock domain microprocessors," in ASPLOS, 2004.
16. F. Zanini et al., "Multicore Thermal Management using Approximate Explicit Model Predictive Control," in ISCAS, 2010.
17. K. Ma et al., "Scalable Power Control for Many-core Architectures Running Multi-threaded Applications," in ISCA, 2011.
18. P. Petrica et al., "Flicker: A Dynamically Adaptive Architecture for Power Limited Multicore Systems," in ISCA, 2013.
19. V. Hanumaiah et al., "STEAM: A Smart Temperature and Energy Aware Multicore Controller," ACM Trans. Embed. Comput. Syst., vol. 13, no. 5s, pp. 151:1-151:25, Oct. 2014.
20. R. Bitirgen et al., "Coordinated Management of Multiple Interacting Resources in Chip Multiprocessors: A Machine Learning Approach," in MICRO, 2008.
21. C. Dubach et al., "A Predictive Model for Dynamic Microarchitectural Adaptivity Control," in MICRO, 2010.
22. Q. Deng et al., "CoScale: Coordinating CPU and Memory System DVFS in Server Systems," in MICRO, 2012.
23. H. Jung et al., "Stochastic Modeling of a Thermally-Managed Multi-Core System," in DAC, 2008.
24. C. Isci et al., "An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget," in MICRO, 2006.
25. A. Dhodapkar and J. Smith, "Managing multi-configuration hardware via dynamic working set analysis," in ISCA, 2002.
26. M. Athans, "The Role and Use of the Stochastic Linear-Quadratic-Gaussian Problem in Control System Design," IEEE Trans. Autom. Control, vol. 16, no. 6, pp. 529-552, Dec. 1971.
27. L. Ljung, System Identification : Theory for the User, 2nd ed. Upper Saddle River, NJ, USA: Prentice Hall PTR, 1999.
28. T. Karkhanis and J. Smith, "A First-Order Superscalar Processor Model," in ISCA, 2004.
29. B. C. Lee and D. Brooks, "Efficiency Trends and Limits from Comprehensive Microarchitectural Adaptivity," in ASPLOS, 2008.
30. B. C. Lee and D. M. Brooks, "Accurate and Efficient Regression Modeling for Microarchitectural Performance and Power Prediction," in ASPLOS, 2006.
31. B. C. Lee et al., "CPR: Composable Performance Regression for Scalable Multiprocessor Models," in MICRO, 2008.
32. L. Ljung, "Black-box Models from Input-output Measurements," in IMTC, 2001.
33. H. Zeng et al., "ECOSystem: Managing Energy As a First Class Operating System Resource," in ASPLOS, 2002.
34. J. Flinn and M. Satyanarayanan, "Energy-aware Adaptation for Mobile Applications," in SOSP, 1999.
35. D. C. Snowdon et al., "Koala: A Platform for OS-level Power Management," in EuroSys, 2009.
36. K. Yan et al., "Characterizing, Modeling, and Improving the QoE of Mobile Devices with Low Battery Level," in MICRO, 2015.
37. D. Ponomarev et al., "Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources," in MICRO, 2001.
38. E. K. Ardestani and J. Renau, "ESESC: A Fast Multicore Simulator Using Time-Based Sampling," in HPCA, 2013.
39. V. Spiliopoulos et al., "Introducing DVFS-Management in a Full-System Simulator," in MASCOTS, 2013.
40. MATLAB and Simulink Release 2013b. Natick, Massachusetts: The MathWorks Inc., 2013.
41. H. Zhang and H. Hoffmann, "Maximizing Performance Under a Power Cap: A Comparison of Hardware, Software, and Hybrid Techniques," in ASPLOS, 2016.
42. W. Wang et al., "Dynamic Cache Reconfiguration and Partitioning for Energy Optimization in Real-time Multi-core Systems," in DAC, 2011.
43. R. P. Pothukuchi and J. Torrellas, A Guide to Design MIMO Controllers for Architectures, http://iacoma.cs.uiuc.edu/iacoma-papers/mimoTR.pdf, Apr. 2016.
44. R. Raghavendra et al., "No "Power" Struggles: Coordinated Multi-level Power Management for the Data Center," in ASPLOS, 2008.
45. C. J. Hughes and S. V. Adve, "A Formal Approach to Frequent Energy Adaptations for Multimedia Applications," in ISCA, 2004.
46. M. C. Huang et al., "Positional Adaptation of Processors: Application to Energy Reduction," in ISCA, 2003.
47. X. Li et al., "Performance Directed Energy Management for Main Memory and Disks," in ASPLOS, 2004.
48. R. Sen and D. A. Wood, "Reuse-based Online Models for Caches," in SIGMETRICS, 2013.
49. S. Dropsho et al., "Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power," in PACT, 2002.
50. A. Mishra et al., "CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors," in SC, 2010.
51. K. Ma et al., "DPPC: Dynamic Power Partitioning and Control for Improved Chip Multiprocessor Performance," IEEE Trans. Comput., vol. 63, no. 7, pp. 1736-1750, Jul. 2014.
52. P. Juang et al., "Coordinated, Distributed, Formal Energy Management of Chip Multiprocessors," in ISLPED, 2005.
53. V. Hanumaiah, "Unified Framework for Energy-proportional Computing in Multicore Processors: Novel Algorithms and Practical Implementation," Ph.D. dissertation, Arizona State University, 2013.
54. C. Dubach et al., "Dynamic Microarchitectural Adaptation Using Machine Learning," ACM Trans. Archit. Code Optim., vol. 10, no. 4, pp. 31:1-31:28, Dec. 2013.
55. K. Meng et al., "Multi-optimization Power Management for Chip Multiprocessors," in PACT, 2008.
56. W. Wang and P. Mishra, "Leakage-Aware Energy Minimization Using Dynamic Voltage Scaling and Cache Reconfiguration in Real-Time Systems," in VLSID, 2010.