A formal approach to frequent energy adaptations for multimedia applications

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 138-149

  Hughes, Christopher J ^a   Adve, Sarita V ^b  

^a INTEL CORPORATION   (United States)

^b University of Illinois at Urbana Champaign   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTATION TECHNIQUES; ENERGY SAVINGS; MOBILE SYSTEMS; REAL SYSTEMS;

ADAPTIVE CONTROL SYSTEMS; ALGORITHMS; ENERGY DISSIPATION; ENERGY UTILIZATION; HEURISTIC METHODS; LAGRANGE MULTIPLIERS; OPTIMIZATION; PROJECT MANAGEMENT; TUNING;

MULTIMEDIA SYSTEMS;

EID: 4644221338     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (33)

1. D. H. Albonesi. Selective Cache Ways: On-Demand Cache Resource Allocation. In Proc. of the 32nd Annual Intl. Symp. on Microarchitecture, 1999.
2. R. I. Bahar and S. Manne. Power and Energy Reduction Via Pipeline Balancing. In Proc. of the 28th Annual Intl. Symp. on Comp. Architecture, 2001.
3. D. Brooks and M. Martonosi. Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance. In Proc. of the 5th Intl. Symp. on High Performance Comp. Architecture, 1999.
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proc. of the 27th Annual Intl. Symp. on Comp. Architecture, 2000.
5. A. Buyuktosunoglu et al. An Adaptive Issue Queue for Reduced Power at High Performance. In Proc. of the Workshop on Power-Aware Computer Systems, 2000.
6. S. Dropsho et al. Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power. In Proc. of the Intl. Conf. on Parallel Architectures and Compilation Techniques, 2002.
7. E. Duesterwald, C. Cascaval, and S. Dwarkadas. Characterizing and Predicting Program Behavior and its Variability. In Proc. of the 12th Annual Intl. Symp. on Parallel Architectures and Compilation Techniques, 2003.
8. X. Fan, C. S. Ellis, and A. R. Lebeck. Memory Controller Policies for DRAM Power Management. In Proc. of the Intl. Symposium on Low Power Electronics and Design, 2001.
9. D. Folegnani and A. González. Energy-Efficient Issue Logic. In Proc. of the 28th Annual Intl. Symp. on Comp. Architecture, 2001.
10. S. Ghiasi, J. Casmira, and D. Grunwald. Using IPC Variation in Workloads with Externally Specified Rates to Reduce Power Consumption. In Proc. of the Workshop on Complexity-Effective Design, 2000.
11. K. Govil, E. Chan, and H. Wasserman. Comparing Algorithms for Dynamic Speed-Setting of a Low-Power CPU. In Proc. of the 1st Intl. Conf. on Mobile Computing and Networking, 1995.
12. S. Gurumurthi et al. DRPM: Dynamic Speed Control for Power Management in Server Class Disks. In Proc. of the 30th Annual Intl. Symp. on Comp. Architecture, 2003.
13. T. R. Halfhill. Transmeta Breaks x86 Low-Power Barrier. Microprocessor Report, February 2000.
14. C.-H. Hsu and U. Kremer. The Design, Implementation, and Evaluation of a Compiler Algorithm for CPU Energy Reduction. In Proc. of the SIGPLAN'03 Conf. on Prog. Language Design and Implementation, 2003.
15. M. Huang, J. Renau, S.-M. Yoo, and J. Torrellas. A Framework for Dynamic Energy Efficiency and Temperature Management. In Proc. of the 33rd Annual Intl. Symp. on Microarchitecture, 2000.
16. M. C. Huang, J. Renau, and J. Torrellas. Positional Processor Adaptation: Application to Energy Reduction. In Proc. of the 30th Annual Intl. Symp. on Comp. Architecture, 2003.
17. C. J. Hughes. General-Purpose Processors for Multimedia Applications: Predictability and Energy Efficiency. PhD thesis, University of Illinois at Urbana-Champaign, 2003.
18. C. J. Hughes et al. Variability in the Execution of Multimedia Applications and Implications for Architecture. In Proc. of the 28th Annual Intl. Symp. on Comp. Architecture, 2001.
19. C. J. Hughes, V. S. Pai, P. Ranganathan, and S. V. Adve. RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors. IEEE Computer, February 2002.
20. C. J. Hughes, J. Srinivasan, and S. V. Adve. Saving Energy with Architectural and Frequency Adaptations for Multimedia Applications. In Proc. of the 34th Annual Intl. Symp. on Microarchitecture, 2001.
21. Intel XScale Microarchitecture, http://developer.intel.com/design/ intelxscale/benchmarks.htm.
22. B. S. Krongold, K. Ramchandran, and D. L. Jones. Computationally Efficient Optimal Power Allocation Algorithms for Multicarrier Communication Systems. IEEE Trans. on Communications, January 2000.
23. J. R. Lorch and A. J. Smith. Operating System Modifications for Task-Based Speed and Voltage Scheduling. In Proc. of the International Conference on Mobile Systems, Applications, and Services (MobiSys), 2003.
24. Z. Lu, J. Hein, M. Humphrey, M. Stan, J. Lach, and K. Skadron. Control-Theoretic Dynamic Voltage and Frequency Scaling for Multimedia Workloads. In Proc. of the 2002 International Conference on Compilers, Architectures, and Synthesis for Embedded Systems, 2002.
25. S. Manne, A. Klauser, and D. Grunwald. Pipeline Gating: Speculation Control for Energy Reduction. In Proc. of the 25th Annual Intl. Symp. on Comp. Architecture, 1998.
26. R. Maro, Y. Bai, and R. Bahar. Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors. In Proc. of the Workshop on Power-Aware Computer Systems, 2000.
27. T. Pering, T. Burd, and R. Brodersen. Voltage Scheduling in the lpARM Microprocessor System. In Proc. of the Intl. Symposium on Low Power Electronics and Design, 2000.
28. D. Ponomarev, G. Kuck, and K. Ghose. Reducing Power Requirements of Instruction Scheduling Through Dynamic Allocation of Multiple Datapath Resources. In Proc. of the 34th Annual Intl. Symp. on Microarchitecture, 2001.
29. D. G. Sachs et al. GRACE: A Cross-Layer Adaptation Framework for Saving Energy. IEEE Computer (a sidebar), Dec. 2003.
30. R. Sasanka, C. J. Hughes, and S. V. Adve. Joint Local and Global Hardware Adaptations for Energy. In Proc. of the 10th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2002.
31. T. Sherwood, S. Sair, and B. Calder. Phase Tracking and Prediction. In Proc. of the 30th Annual Intl. Symp. on Comp. Architecture, 2003.
32. M. Weiser et al. Scheduling for Reduced CPU Energy. In Proc. of the 1st Symposium on Operating Systems Design and Implementation, 1994.
33. W. Yuan et al. Design and Evaluation of A Cross-Layer Adaptation Framework for Mobile Multimedia Systems. In Proc. of the SPIE/ACM Multimedia Computing and Networking Conference, 2003.