Stochastic modeling of a thermally-managed multi-core system

Proceedings - Design Automation Conference

Volumn , Issue , 2008, Pages 728-733

  Jung, Hwisung ^a   Rong, Peng ^b   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b Brocade Communications Systems Inc   (United States)

Author keywords

Dynamic thermal management; Stochastic processes; Uncertainty

Indexed keywords

DESIGN AUTOMATION CONFERENCE; DYNAMIC THERMAL MANAGEMENT; STOCHASTIC PROCESSES; UNCERTAINTY;

COMPUTER AIDED DESIGN; COMPUTER NETWORKS; DIGITAL INTEGRATED CIRCUITS; INDUSTRIAL ENGINEERING; STOCHASTIC PROGRAMMING; TEMPERATURE CONTROL;

PROBLEM SOLVING;

EID: 51549115908     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2008.4555915     Document Type: Conference Paper

References (21)

1. W. Huang, M.R. Stan, K. Skadron, K. Sankaranarayana, S. Shosh, and S. Velusamy, "Compact Thermal Modeling for Temperature-Aware Design," Proc. of DAC, June, 2004.
2. D. Brooks, and M. Martonosi, "Dynamic Thermal Management for High Performance Microprocessor," Proc. of HPCA, Jan., 2001.
3. J. Srinivasan, and S. V. Adve, "Predictive Dynamic Thermal Management for Multimedia Applications," Proc. of ACM Int'l Conference on Supercomputing, Jun., 2003.
4. A. Naveh, et al., "Power and Thermal Management in Intel Core Duo Processor," Intel Tech. Journal, Vol. 10, Issue 2, May, 2006.
5. st IEEE Semi-Therm Symposium, Mar., 2005.
6. M. Janicki, and A. Napieralski, "Inverse Heat Conduction Problems in Electronics with Special Considerations of Analytical Analysis Methods," Proc. of Int'l Semiconductor, Vol. 2, Issue 4, Oct., 2004.
7. M. L. Puterman, Markov Decision Processes: Discrete Stochastic Dynamic Programming. Wiley Publisher, New York, 1994.
8. J. Silc, B. Robic, and T. Ungerer, Processor Architecture: From Dataflow to Superscalar and Beyond, Springer, 1999.
9. D. C. Lee, et al., "Execution characteristics of desktop applications on Windows NT," Proc. Int. Conf. on Computer Architecture, 1998.
10. CPU SPEC2000 documents. http://www.spec.org.
11. S. Birdj, et al., "Performance Characterization of SPEC CPU Benchmarks on Intel's Core Microarchitecture based processor," Proc. of 2007 SPEC Benchmark workshop, Jan., 2007.
12. JEDEC standards. http://www.jedec.org.
13. E. Chung, L. Benini, and G. De Micheli, "Dynamic power management for non-stationary service requests," Proc. of Design Automation and Test in Europe, Apr., 1999.
14. A. Silberschatz, P. B. Galvin, and G. Gagne, Operating System Concepts, John Wiley & Sons, 2005.
15. S. Lopez, et al., "Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches," Proc. of High Performance Embedded Architecture and Compiler, Jan., 2007.
16. D. Ponomarev, G. Kucuk, and K. Ghose, "Dynamic Resizing of Superscalar Datapath Components for Energy Efficiency," IEEE Trans. on Computers, Vol. 55, No. 2, Feb., 2006.
17. A. Joshi, et al., "Measuring benchmark similarity using inherent program characteristics," IEEE Trans. on Computers, Vol. 55, No. 6, Jun., 2006.
18. M. J. Osborne, A Course in Game Theory, MIT press, 1994.
19. M. Davio, "Kronacker products and shuffle algebra," IEEE Trans. on Computers, Vol. 30, No. 2, 1981.
20. Intel Core Duo processor on 65nm process: Thermal Design Guide, Feb., 2006. http://www.intel.com.
21. Vtune performance analyzer. http://www.intel.com/software.