PBC: Prefetched Blocks Compaction

IEEE Transactions on Computers

Volumn 65, Issue 8, 2016, Pages 2534-2547

  Raghavendra, K ^a   Panda, Biswabandan ^a   Mutyam, Madhu ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY MADRAS   (India)

Author keywords

cache design; cache memories; compaction; compression; Memory structures; prefetching

Indexed keywords

BUFFER STORAGE; COMPACTION; COMPUTER HARDWARE DESCRIPTION LANGUAGES;

CACHE CAPACITY; CACHE COMPRESSIONS; CACHE DESIGN; CACHE ORGANIZATION; DATA PATTERNS; MEMORY STRUCTURE; MULTI-CORE SYSTEMS; PREFETCHING;

CACHE MEMORY;

EID: 84978636839     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2015.2493533     Document Type: Article

References (29)

1. G. Pekhimenko, V. Seshadri, O. Mutlu, P. B. Gibbons, M. A. Kozuch, T. C. Mowry, "Base-delta-immediate compression: practical data compression for on-chip caches, " in Proc. 21st Int. Conf. Parallel Archit. Compilation Techn., 2012, pp. 377-388.
2. A.-Reza A.-Tabatabai, A. M. Ghuloum, S. O. Kanaujia, "Compression in cache design, " in Proc. 21st Annu. Int. Conf. Supercomput., 2007, pp. 190-201.
3. J. M. Tendler, J. S. Dodson, J. S. Fields, H. Le, B. Sinharoy, "POWER4 system microarchitecture, " IBM J. Res. Develop., vol. 46, no. 1, pp. 5-25, 2002
4. S. Sardashti and D. A. Wood, "Decoupled compressed cache: Exploiting spatial locality for energy-optimized compressed caching, " in Proc. 46th Annu. IEEE/ACM Int. Symp. Microarchit., 2013, pp. 62-73.
5. A. R. Alameldeen and D. A. Wood, "Adaptive cache compression for high-performance processors, " in Proc. 31st Annu. Int. Symp. Comput. Archit., 2004, pp. 212-223.
6. M. Ekman and P. Stenstrom, "A robust main-memory compression scheme, " in Proc. 32nd Annu. Int. Symp. Comput. Archit., 2005, pp. 74-85.
7. Y. Sazeides and J.s E. Smith, "The predictability of data values, " in Proc. 30th Annu. IEEE/ACM Int. Symp. Microarchit., 1997, pp. 248-258.
8. A. Seznec, "Decoupled sectored caches: Conciliating low tag implementation cost, " in Proc. 21st Annu. Int. Symp. Comput. Archit., 1994, pp. 384-393.
9. (2006). SPEC [Online]. Available: www.spec.org
10. K. Luo, J. Gummaraju, M. Franklin, "Balancing throughput and fairness in SMT processors, " in Proc. IEEE Int. Symp. Perform. Anal. Syst. Softw., 2001, pp. 164-171.
11. A. Snavely and D. M. Tullsen, "Symbiotic jobscheduling for a simultaneous multithreaded processor, " in Proc. 9th Int. Conf. Archit. Support Program. Lang. Oper. Syst., 2000, pp. 234-244.
12. N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, D. A. Wood, "The gem5 simulator, " SIGARCHComput. Archit. News, vol. 39, no. 2, pp. 1-7, 2011.
13. A. R. Alameldeen and D. A. Wood, "Interactions between compression and prefetching in chip multiprocessors, " in Proc. 13th Int. Symp. High Perform. Comput. Archit., 2007, pp. 228-239.
14. J. Dusser, T. Piquet, A. Seznec, "Zero-content augmented caches, " in Proc. 23rd Int. Conf. Supercomput., 2009, pp. 46-55.
15. R. Manikantan, K. Rajan, R. Govindarajan, "Probabilistic shared cache management (PriSM), " in Proc. 39th Annu. Int. Symp. Comput. Archit., 2012, pp. 428-439.
16. D. Sanchez and C. Kozyrakis, "Vantage: Scalable and efficient fine-grain cache partitioning, " in Proc. 38th Annu. Int. Symp. Comput. Archit., 2011, pp. 57-68.
17. S. Eyerman and L. Eeckhout, "System-level performance metrics for multiprogram workloads, " IEEE Micro, vol. 28, no. 3, pp. 42-53, May/Jun. 2008.
18. S. Somogyi, T. F. Wenisch, A. Ailamaki, B. Falsafi, A. Moshovos, "Spatial memory streaming, " in Proc. 33rd Annu. Int. Symp. Comput. Archit., 2006, pp. 252-263.
19. J.-L. Baer and T.-F. Chen, "An effective on-chip preloading scheme to reduce data access penalty, " in Proc. ACM/IEEE Conf. Supercomput., 1991, pp. 176-186.
20. S. Srinath, O. Mutlu, H. Kim, Y. N. Patt, "Feedback directed prefetching: Improving the performance and bandwidthefficiency of hardware prefetchers, " in Proc. IEEE 13th Int. Symp. High Perform. Comput. Archit., 2007, pp. 63-74.
21. Intel 64 and ia32 architecture software developer's manuals [Online]. Available: http://www.intel.com/products/processor/manuals/
22. O. Mutlu and T. Moscibroda, "Stall-time fair memory access scheduling for chip multiprocessors, " in Proc. 40th Annu. IEEE/ACM Int. Symp. Microarchit., 2007, pp. 146-160.
23. N. Muralimanohar, R. Balasubramonian, N. P. Jouppi, "Cacti 6.0: A tool to understand large caches, " Univ. Utah and Hewlett Packard Laboratories, 2007.
24. Y. Zhang and R. Gupta, "Enabling partial cache line prefetching through data compression, " in Proc. Int. Conf. Parallel Process., 2003, pp. 277-285.
25. Y. Zhang and R. Gupta, "Frequent value compression in data caches, " in Proc. 33rd Annu. ACM/IEEE Int. Symp. Microarchit., 2000, pp. 258-265.
26. A. R. Alameldeen and D. A. Wood, "Frequent pattern compression: A significance-based compression scheme for L2 caches, " Univ. Wisconsin-Madison, Madison, WI, USA, 2004.
27. A. R. Alameldeen and D. A. Wood, "Adaptive cache compression for high-performance processors, " in Proc. 31st Annu. Int. Symp. Comput. Archit., 2004, pp. 212-223.
28. Angelos Arelakis and Per Stenstrom, "SC2: A statistical compression cache scheme, " in Proc. 41st Annu. Int. Symp. Comput. Archit., 2014, pp. 145-156.
29. X. Chen, L. Yang, R. Dick, L. Shang, H. Lekatsas, "C-pack: A high-performance microprocessor cache compression algorithm, " IEEE Trans. VLSI Syst., vol. 18, no. 8, pp. 1196-1208, Jul. 23, 2010.