Zero-content augmented caches

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2009, Pages 46-55

  Dusser, Julien ^a   Piquet, Thomas ^a   Seznec, André ^a  

^a INRIA   (France)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK RATE; DATA ACCESS; DATA BLOCKS; HARDWARE OVERHEADS; MISS-RATE; PERFORMANCE LOSS; READ ACCESS TIME; SPATIAL LOCALITY; WRITE-BACK;

INTELLIGENT CONTROL;

EID: 70449700264     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1542275.1542288     Document Type: Conference Paper

References (25)

1. B. Abali, H. Franke, X. Shen, D. E. Poff, and T. B. Smith. Performance of hardware compressed main memory. In HPCA '01: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, page 73, Washington, DC, USA, 2001. IEEE Computer Society.
2. A. R. Alameldeen and D. A. Wood. Adaptive cache compression for high-performance processors. In ISCA '04: Proceedings of the 31st annual international symposium on Computer architecture, page 212, Washington, DC, USA, 2004. IEEE Computer Society.
3. A. R. Alameldeen and D. A. Wood. Frequent pattern compression: A signi.cance-based compression scheme for l2 caches. Technical Report 1500, Computer Sciences Department, University of Wisconsin-Madison, Apr 2004.
4. J. F. Cantin, M. H. Lipasti, and J. E. Smith. Improving multiprocessor performance with coarse-grain coherence tracking. In ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, pages 246-257, Washington, DC, USA, 2005. IEEE Computer Society.
5. R. S. de Castro, A. P. do Lago, and D. Da Silva. Adaptive compressed caching: Design and implementation. In SBAC-PAD '03: Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing, page 10, Washington, DC, USA, 2003. IEEE Computer Society.
6. F. Douglis. The compression cache: Using on-line compression to extend physical memory. In USENIX Winter: Proceedings of 1993 Winter USENIX Conference, pages 519-529, 1993.
7. M. Ekman and P. Stenstrom. A robust main-memory compression scheme. In ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, pages 74-85, Washington, DC, USA, 2005. IEEE Computer Society.
8. E. G. Hallnor and S. K. Reinhardt. A fully associative software-managed cache design. In ISCA '00: Proceedings of the 27th annual international symposium on Computer architecture, pages 107-116, New York, NY, USA, 2000. ACM.
9. E. G. Hallnor and S. K. Reinhardt. A uni.ed compressed memory hierarchy. In HPCA '05: Proceedings of the 11th International Symposium on High-Performance Computer Architecture, pages 201-212, Washington, DC, USA, 2005. IEEE Computer Society.
10. L. R. Hsu, S. K. Reinhardt, R. Iyer, and S. Makineni. Communist, utilitarian, and capitalist cache policies on cmps: caches as a shared resource. In PACT '06: Proceedings of the 15th international conference on Parallel architectures and compilation techniques, pages 13-22, New York, NY, USA, 2006. ACM.
11. J.-S. Lee, W.-K. Hong, and S.-D. Kim. A selective compressed memory system by on-line data decompressing. EUROMICRO Conference, 1:1224-1227, 1999.
12. J.-S. Lee, W.-K. Hong, and S.-D. Kim. An on-chip cache compression technique to reduce decompression overhead and design complexity. J. Syst. Archit., 46(15):1365-1382, 2000.
13. K. M. Lepak and M. H. Lipasti. Silent stores for free. In MICRO 33: Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pages 22-31, New York, NY, USA, 2000. ACM.
14. A. Moshovos. Regionscout: Exploiting coarse grain sharing in snoop-based coherence. In ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, pages 234-245, Washington, DC, USA, 2005. IEEE Computer Society.
15. J. Renau, B. Fraguela, J. Tuck, W. Liu, M. Prvulovic, L. Ceze, S. Sarangi, P. Sack, K. Strauss, and P. Montesinos. SESC simulator, 2005. http://sesc.sourceforge.net.
16. S. Roy, R. Kumar, and M. Prvulovic. Improving system performance with compressed memory. In IPDPS '01: Proceedings of the 15th International Parallel & Distributed Processing Symposium, page 66, Washington, DC, USA, 2001. IEEE Computer Society.
17. A. Seznec. Decoupled sectored caches: conciliating low tag implementation cost. In ISCA '94: Proceedings of the 21st annual international symposium on Computer architecture, pages 384-393, Los Alamitos, CA, USA, 1994. IEEE Computer Society Press.
18. A. Seznec. Analysis of the o-geometric history length branch predictor. In ISCA '05: Proceedings of the 32nd annual international symposium on Computer Architecture, pages 394-405, Washington, DC, USA, 2005. IEEE Computer Society.
19. A. Snavely, D. M. Tullsen, and G. Voelker. Symbiotic jobscheduling with priorities for a simultaneous multithreading processor. In SIGMETRICS '02: Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, pages 66-76, New York, NY, USA, 2002. ACM.
20. D. Tarjan, S. Thoziyoor, and N. P. Jouppi. Cacti 4.2. http://quid.hpl.hp.com:9081/cacti/.
21. L. Villa, M. Zhang, and K. Asanović. Dynamic zero compression for cache energy reduction. In MICRO 33: Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pages 214-220, New York, NY, USA, 2000. ACM.
22. P. R. Wilson, S. F. Kaplan, and Y. Smaragdakis. The case for compressed caching in virtual memory systems. In ATEC '99: Proceedings of the annual conference on USENIX Annual Technical Conference, pages 8-8, Berkeley, CA, USA, 1999. USENIX Association.
23. J. Yang and R. Gupta. Frequent value locality and its applications. Trans. on Embedded Computing Sys., 1(1):79-105, 2002.
24. J. Yang, Y. Zhang, and R. Gupta. Frequent value compression in data caches. In MICRO 33: Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, pages 258-265, New York, NY, USA, 2000. ACM.
25. J. Zebchuk, E. Safi, and A. Moshovos. A framework for coarse-grain optimizations in the on-chip memory hierarchy. In MICRO '07: Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, pages 314-327, Washington, DC, USA, 2007. IEEE Computer Society.