Adaptive cache compression for high-performance processors

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn 31, Issue , 2004, Pages 212-223

  Alameldeen, Alaa R ^a   Wood, David A ^a  

^a University of Wisconsin Madison   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

HIGH-PERFORMANCE PROCESSORS; MOORE'S LAW; SEMICONDUCTOR TECHNOLOGY; VIRTUAL MEMORY SYSTEMS;

ALGORITHMS; BENCHMARKING; CACHE MEMORY; COMPUTER HARDWARE; DATA COMPRESSION; DYNAMIC RANDOM ACCESS STORAGE; OPTIMIZATION; SEMICONDUCTOR DEVICE MANUFACTURE;

PROGRAM PROCESSORS;

EID: 4644245377     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (44)

1. Edward Ahn, Seung-Moon Yoo, and Sung-Mo Steve Kang. Effective Algorithms for Cache-level Compression. In Proceedings of the 2001 Conference on Great Lakes Symposium on VLSI, pages 89-92, 2001.
2. Alaa R. Alameldeen, Milo M. K. Martin, Carl J. Mauer, Kevin E. Moore, Min Xu, Daniel J. Sorin, Mark D. Hill, and David A. Wood. Simulating a $2M Commercial Server on a $2K PC. IEEE Computer, 36(2):50-57, February 2003.
3. Alaa R. Alameldeen and David A. Wood. Variability in Architectural Simulations of Multi-threaded Workloads. In Proceedings of the Ninth IEEE Symposium on High-performance Computer Architecture, pages 7-18, February 2003.
4. Alaa R. Alameldeen and David A. Wood. Frequent Pattern Compression: A Significance-Based Compression Scheme for L2 Caches. Technical Report 1500, Computer Sciences Department, University of Wisconsin-Madison, April 2004.
5. Paul Barford and Mark Crovella. Generating Representative Web Workloads for Network and Server Performance Evaluation. In Proceedings of the 1998 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, pages 151-160, June 1998.
6. Luiz A. Barroso, Kourosh Gharachorloo, and Edouard Bugnion. Memory System Characterization of Commercial Workloads. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 3-14, June 1998.
7. Luca Benini, Davide Bruni, Alberto Macii, and Enrico Macii. Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors. In Proceedings of the IEEE 2002 Design Automation and Test in Europe, pages 449-453, 2002.
8. Luca Benini, Davide Bruni, Bruno Ricco, Alberto Macii, and Enrico Macii. An Adaptive Data Compression Scheme for Memory Traffic Minimization in Processor-Based Systems. In Proceedings of the IEEE International Conference on Circuits and Systems, ICCAS-02, pages 866-869, May 2002.
9. David Chen, Enoch Peserico, and Larry Rudolph. A Dynamically Partitionable Compressed Cache. In Proceedings of the Singapore-MIT Alliance Symposium, January 2003.
10. Daniel Citron and Larry Rudolph. Creating a Wider Bus Using Caching Techniques. In Proceedings of the First IEEE Symposium on High-Performance Computer Architecture, pages 90-99, February 1995.
11. Toni Cortes, Yolanda Becerra, and Raul Cervera. Swap Compression: Resurrecting Old Ideas. Software - Practice and Experience Journal, 46(15):567-587, December 2000.
12. Fred Douglis. The Compression Cache: Using On-line Compression to Extend Physical Memory. In Proceedings of 1993 Winter USENIX Conference, pages 519-529, January 1993.
13. Karel Driesen and Urs Holzle. Accurate Indirect Branch Prediction. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 167-178, June 1998.
14. Avinoam N. Eden and Trevor Mudge. The YAGS Branch Prediction Scheme. In Proceedings of the 25th Annual International Symposium on Computer Architecture, pages 69-77, June 1998.
15. Matthew Farrens and Arvin Park. Dynamic Base Register Caching: A Technique for Reducing Address Bus Width. In Proceedings of the 18th Annual International Symposium on Computer Architecture, pages 128-137, May 1991.
16. International Technology Roadmap for Semiconductors. 2002 Update. Semiconductor Industry Association, 2002. http://public.itrs.net/Files/ 2002Update/2002Update.pdf.
17. Peter Franaszek, John Robinson, and Joy Thomas. Parallel Compression with Cooperative Dictionary Construction. In Proceedings of the Data Compression Conference, DCC'96, pages 200-209, March 1996.
18. Michael J. Freedman. The Compression Cache: Virtual Memory Compression for Handheld Computers. Technical report, Parallel and Distributed Operating Systems Group, MIT Lab for Computer Science, Cambridge, 2000.
19. Gregory F. Grohoski. Machine Organization of the IBM RISC System/6000 Processor. IBM Journal of Research and Development, 34(1):37-58, January 1990.
20. Erik G. Hallnor and Steven K. Reinhardt. A Fully Associative Software-Managed Cache Design. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 107-116, June 2000.
21. Erik G. Hallnor and Steven K. Reinhardt. A Compressed Memory Hierarchy using an Indirect Index Cache. Technical Report CSE-TR-488-04, University of Michigan, 2004.
22. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The microarchitecture of the Pentium 4 processor. Intel Technology Journal, February 2001.
23. M. S. Hrishikesh, Norman P. Jouppi, Keith I. Farkas, Doug Burger, Stephen W. Keckler, and Premkishore Shivakumar. The Optimal Logic Depth Per Pipeline Stage is 6 to 8 Inverter Delays. In Proceedings of the 29th Annual International Symposium on Computer Architecture, May 2002.
24. Stephan Jourdan, Tse-Hao Hsing, Jared Stark, and Yale N. Patt. The Effects of Mispredicted-Path Execution on Branch Prediction Structures. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pages 58-67, October 1996.
25. R. E. Kessler. The Alpha 21264 Microprocessor. IEEE Micro, 19(2):24-36, March/April 1999.
26. Morten Kjelso, Mark Gooch, and Simon Jones. Design and Performance of a Main Memory Hardware Data Compressor. In Proceedings of the 22nd EUROMICRO Conference, 1996.
27. Jang-Soo Lee, Won-Kee Hong, and Shin-Dug Kim. Design and Evaluation of a Selective Compressed Memory System. In Proceedings of Internationl Conference on Computer Design (ICCD'99), pages 184-191, October 1999.
28. Jang-Soo Lee, Won-Kee Hong, and Shin-Dug Kim. An On-chip Cache Compression Technique to Reduce Decompression Overhead and Design Complexity. Journal of Systems Architecture: the EUROMICRO Journal, 46(15): 1365-1382, December 2000.
29. Jang-Soo Lee, Won-Kee Hong, and Shin-Dug Kim. Adaptive Methods to Minimize Decompression Overhead for Compressed On-chip Cache. International Journal of Computers and Application, 25(2), January 2003.
30. Peter S. Magnusson et al. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, February 2002.
31. Milo M. K. Martin, Daniel J. Sorin, Mark D. Hill, and David A. Wood. Bandwidth Adaptive Snooping. In Proceedings of the Eighth IEEE Symposium on High-Performance Computer Architecture, pages 251-262, February 2002.
32. R. L. Mattson, J. Gecsei, D. R. Slutz, and I. L. Traiger. Evaluation Techniques for Storage Hierarchies. IBM Systems Journal, 9(2):78-117, 1970.
33. Carl J. Mauer, Mark D. Hill, and David A. Wood. Full System Timing-First Simulation. In Proceedings of the 2002 ACM Sigmetrics Conference on Measurement and Modeling of Computer Systems, pages 108-116, June 2002.
34. Gordon E. Moore. Cramming More Components onto Integrated Circuits. Electronics, pages 114-117, April 1965.
35. J. Pomerene, T. Puzak, R. Rechtschaffen, and F. Sparacio. Prefetching System for a Cache Having a Second Directory for Sequentially Accessed Blocks, February 1989. U.S. Patent 4,807,110.
36. Andre Seznec. Decoupled Sectored Caches. IEEE Transactions on Computers, 46(2):210-215, February 1997.
37. Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder. Automatically Characterizing Large Scale Program Behavior. In Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45-57, October 2002.
38. Systems Performance Evaluation Cooperation. SPEC Benchmarks, http://www.spec.org.
39. Joel M. Tendler, Steve Dodson, Steve Fields, Hung Le, and Balaram Sinharoy. POWER4 System Microarchitecture. IBM Journal of Research and Development, 46(1), 2002.
40. R.B. Tremaine, P.A. Franaszek, J.T. Robinson, C.O. Schulz, T.B. Smith, M.E. Wazlowki, and P.M. Bland. IBM Memory Expansion Technology (MXT). IBM Journal of Research and Development, 45(2):271-285, March 2001.
41. Paul R. Wilson, Scott F. Kaplan, and Yannis Smaragdakis. The Case for Compressed Caching in Virtual Memory Systems. In Proceedings of the USENIX Annual Technical Conference, pages 101-116, June 1999.
42. Jun Yang and Rajiv Gupta. Frequent Value Locality and its Applications. ACM Transactions on Embedded Computing Systems, 1(1):79-105, November 2002.
43. Jun Yang, Youtao Zhang, and Rajiv Gupta. Frequent Value Compression in Data Caches. In Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture, pages 258-265, December 2000.
44. Youtao Zhang, Jun Yang, and Rajiv Gupta. Frequent Value Locality and Value-centric Data Cache Design. In Proceedings of the Ninth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 150-159, November 2000.