AgeOpt-RMT: Compiler-driven variation-aware aging optimization for redundant multithreading

Proceedings - Design Automation Conference

Volumn 05-09-June-2016, Issue , 2016, Pages

  Kriebel, Florian ^a   Rehman, Semeen ^b   Shafique, Muhammad ^a   Henkel, Jörg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

^b DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; RADIATION HARDENING; RECONFIGURABLE HARDWARE;

ACTIVATION/DEACTIVATION; HIGH UTILIZATIONS; PROCESSING CAPABILITY; REDUNDANT MULTITHREADING; RELIABILITY OPTIMIZATION; SOFT ERROR; STATE OF THE ART; TASK MAPPING;

MULTIPROCESSING SYSTEMS;

EID: 84977136961     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2897937.2897980     Document Type: Conference Paper

References (29)

1. J. Henkel, L. Bauer, N. Dutt, P. Gupta, S. R. Nassif, M. Shafique, M. B. Tahoori, and N. Wehn, "Reliable on-chip systems in the nano-era: Lessons learnt and future trends," IEEE DAC, pp. 99:1-99:10, 2013
2. J. Henkel, L. Bauer, H. Zhang, S. Rehman, and M. Shafique, "Multi-layer dependability: From microarchitecture to application level," IEEE DAC, pp. 47:1-47:6, 2014
3. S. Dighe, S. R. Vangal, P. A. Aseron, S. Kumar, T. Jacob, K. A. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, V. K. De, and S. Borkar, "Within-die variation-aware dynamic-voltage-frequencyscaling with optimal core allocation and thread hopping for the 80-core teraflops processor," IEEE JSSC, vol. 46, no. 1, pp. 184-193, 2011
4. M. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," Microelectronics Reliability, vol. 45, no. 1, pp. 71-81, 2005
5. A. Tiwari and J. Torrellas, "Facelift: Hiding and slowing down aging in multicores," IEEE MICRO, pp. 129-140, 2008
6. C. Lefurgy, A. J. Drake, M. S. Floyd, M. Allen-Ware, B. Brock, J. A. Tierno, J. B. Carter, and R. W. Berry, "Active guardband management in Power7+ to save energy and maintain reliability," IEEE Micro, vol. 33, no. 4, pp. 35-45, 2013
7. K. Kang, S. Gangwal, S. P. Park, and K. Roy, "NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution," ASP-DAC, pp. 726-731, 2008
8. A. G. J. Abella, X. Vera, "Penelope: The NBTI-aware processor," IEEE MICRO, pp. 85-96, 2007
9. J. Allred, S. Roy, and K. Chakraborty, "Long term sustainability of differentially reliable systems in the dark silicon era," IEEE ICCD, pp. 70-77, 2013
10. S. Rehman, F. Kriebel, D. Sun, M. Shafique, and J. Henkel, "dTune: Leveraging reliable code generation for adaptive dependability tuning under process variation and aging-induced effects," IEEE DAC, pp. 84:1-84:6, 2014
11. S. S. Mukherjee, M. Kontz, and S. K. Reinhardt, "Detailed design and evaluation of redundant multi-threading alternatives," IEEE ISCA, pp. 99-110, 2002
12. M. Shafique, S. Rehman, P. V. Aceituno, and J. Henkel, "Exploiting program-level masking and error propagation for constrained reliability optimization," DAC, pp. 17:1-17:9, 2013
13. N. Oh, P. Shirvani, and E. McCluskey, "Error detection by duplicated instructions in super-scalar processors," IEEE TR, vol. 51, no. 1, pp. 63-75, 2002
14. J. Hu, S. Wang, and S. Ziavras, "In-register duplication: Exploiting narrow-width value for improving register file reliability," IEEE DSN, pp. 281-290, 2006
15. S. Rehman, M. Shafique, F. Kriebel, and J. Henkel, "Reliable software for unreliable hardware: embedded code generation aiming at reliability," CODES+ISSS, pp. 237-246, 2011
16. S. Rehman, F. Kriebel, M. Shafique, and J. Henkel, "Reliability-driven software transformations for unreliable hardware," IEEE TCAD, vol. 33, no. 11, pp. 1597-1610, 2014
17. S. Rehman, M. Shafique, and J. Henkel, "Instruction scheduling for reliability-aware compilation," IEEE DAC, pp. 1292-1300, 2012
18. C. Zhuo, K. Chopra, D. Sylvester, and D. Blaauw, "Process variation and temperature-aware full chip oxide breakdown reliability analysis," IEEE TCAD, vol. 30, no. 9, pp. 1321-1334, 2011
19. A. Das, A. Kumar, B. Veeravalli, C. Bolchini, and A. Miele, "Combined DVFS and mapping exploration for lifetime and soft-error susceptibility improvement in MPSoCs," IEEE DATE, 2014
20. A. Masrur, P. Kindt, M. Becker, S. Chakraborty, V. Kleeberger, M. Barke, and U. Schlichtmann, "Schedulability analysis for processors with agingaware automatic frequency scaling," RTCSA, pp. 11-20, 2012
21. "Software dependability, http://ces.itec.kit.edu/download
22. B. Raghunathan, Y. Turakhia, S. Garg, and D. Marculescu, "Cherrypicking: exploiting process variations in dark-silicon homogeneous chip multi-processors," DATE, pp. 39-44, 2013
23. J. J. Xiong, V. Zolotov, and L. He, "Robust extraction of spatial correlation," IEEE TCAD, vol. 26, no. 4, pp. 619-631, 2007
24. J. Henkel, T. Ebi, H. Amrouch, and H. Khdr, "Thermal management for dependable on-chip systems," ASP-DAC, pp. 113-118, 2013
25. J. B. Velamala, K. Sutaria, T. Sato, and Y. Cao, "Physics matters: Statistical aging prediction under trapping/detrapping," IEEE DAC, pp. 139-144, 2012
26. N. Goel, T. Naphade, and S. Mahapatra, "Combined trap generation and transient trap occupancy model for time evolution of NBTI during DC multi-cycle and AC stress," IEEE IRPS, p. 4, 2015
27. "Flux calculator, www.seutest.com/cgi-bin/fluxcalculator.cgi
28. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown, "MiBench: A free, commercially representative embedded benchmark suite," WWC-4, pp. 3-14, 2001
29. J. Henkel, L. Bauer, J. Becker et al., "Design and architectures for dependable embedded systems," CODES+ISSS, pp. 365-374, 2011