-
1
-
-
0000703331
-
Applying new scheduling theory to static priority pre-emptive scheduling
-
N. Audsley, A. Burns, M. Richardson, K. Tindell, and A. Wellings. Applying new scheduling theory to static priority pre-emptive scheduling. Software Engineering Journal, 8(5):284-292, 1993.
-
(1993)
Software Engineering Journal
, vol.8
, Issue.5
, pp. 284-292
-
-
Audsley, N.1
Burns, A.2
Richardson, M.3
Tindell, K.4
Wellings, A.5
-
3
-
-
24944507809
-
Measuring the performance of schedulability tests
-
E. Bini and G. Buttazzo. Measuring the performance of schedulability tests. Real-Time Systems, 30(1-2):129-154, 2005.
-
(2005)
Real-Time Systems
, vol.30
, Issue.1-2
, pp. 129-154
-
-
Bini, E.1
Buttazzo, G.2
-
4
-
-
70350712950
-
Circuit techniques for dynamic variation tolerance
-
K. Bowman, J. Tschanz, C. Wilkerson, S.-L. Lu, T. Karnik, V. De, and S. Borkar. Circuit techniques for dynamic variation tolerance. In Design Automation Conference (DAC), July 2009.
-
Design Automation Conference (DAC), July 2009
-
-
Bowman, K.1
Tschanz, J.2
Wilkerson, C.3
Lu, S.-L.4
Karnik, T.5
De, V.6
Borkar, S.7
-
5
-
-
34548854756
-
A distributed critical-path timing monitor for a 65nm high-performance microprocessor
-
A. Drake, R. Senger, H. Deogun, G. Carpenter, S. Ghiasi, T. Nguyen, N. James, M. Floyd, and V. Pokala. A distributed critical-path timing monitor for a 65nm high-performance microprocessor. In International Solid-State Circuits Conference (ISSCC), Feb. 2007.
-
International Solid-State Circuits Conference (ISSCC), Feb. 2007
-
-
Drake, A.1
Senger, R.2
Deogun, H.3
Carpenter, G.4
Ghiasi, S.5
Nguyen, T.6
James, N.7
Floyd, M.8
Pokala, V.9
-
6
-
-
79955366638
-
Introducing the adaptive energy management features of the POWER7 chip
-
M. Floyd, M. Allen-Ware, K. Rajamani, B. Brock, C. Lefurgy, A. Drake, L. Pesantez, T. Gloekler, J. Tierno, P. Bose, and A. Buyuktosunoglu. Introducing the adaptive energy management features of the POWER7 chip. IEEE Micro, 31(2):67-75, 2011.
-
(2011)
IEEE Micro
, vol.31
, Issue.2
, pp. 67-75
-
-
Floyd, M.1
Allen-Ware, M.2
Rajamani, K.3
Brock, B.4
Lefurgy, C.5
Drake, A.6
Pesantez, L.7
Gloekler, T.8
Tierno, J.9
Bose, P.10
Buyuktosunoglu, A.11
-
7
-
-
70350066525
-
Lifetime reliability-aware task allocation and scheduling for MPSoC platforms
-
Apr.
-
L. Huang, F. Yuan, and Q. Xu. Lifetime reliability-aware task allocation and scheduling for MPSoC platforms. In Design, Automation, and Test in Europe (DATE), Apr. 2009.
-
(2009)
Design, Automation, and Test in Europe (DATE)
-
-
Huang, L.1
Yuan, F.2
Xu, Q.3
-
8
-
-
77955470313
-
On-chip reliability monitors for measuring circuit degradation
-
J. Keane, T.-H. Kim, X. Wang, and C. Kim. On-chip reliability monitors for measuring circuit degradation. Microelectronics Reliability, 50(8):1039-1053, 2010.
-
(2010)
Microelectronics Reliability
, vol.50
, Issue.8
, pp. 1039-1053
-
-
Keane, J.1
Kim, T.-H.2
Wang, X.3
Kim, C.4
-
9
-
-
84858769317
-
Active management of timing guardband to save energy in POWER7
-
C. Lefurgy, A. Drake, M. Floyd, M. Allen-Ware, B. Brock, J. Tierno, and J. Carter. Active management of timing guardband to save energy in POWER7. In International Symposium on Microarchitecture (MICRO), Dec. 2011.
-
International Symposium on Microarchitecture (MICRO), Dec. 2011
-
-
Lefurgy, C.1
Drake, A.2
Floyd, M.3
Allen-Ware, M.4
Brock, B.5
Tierno, J.6
Carter, J.7
-
12
-
-
0020271514
-
On the complexity of fixed-priority scheduling of periodic, real-time tasks
-
J. Leung and J. Whitehead. On the complexity of fixed-priority scheduling of periodic, real-time tasks. Performance Evaluation, 2(4):237-250, 1982.
-
(1982)
Performance Evaluation
, vol.2
, Issue.4
, pp. 237-250
-
-
Leung, J.1
Whitehead, J.2
-
13
-
-
84974687699
-
Scheduling algorithms for multiprogramming in hard real-time environments
-
C. Liu and J. Layland. Scheduling algorithms for multiprogramming in hard real-time environments. Journal of the Association for Computing Machinery, 20(1):40-61, 1973.
-
(1973)
Journal of the Association for Computing Machinery
, vol.20
, Issue.1
, pp. 40-61
-
-
Liu, C.1
Layland, J.2
-
18
-
-
84869038936
-
Static timing analysis
-
L. Scheffer, L. Lavagno, and G. Martin, editors, Taylor and Francis
-
S. S. Sapatnekar. Static timing analysis. In L. Scheffer, L. Lavagno, and G. Martin, editors, EDA for IC implementation, circuit design, and process technology. Taylor and Francis, 2006.
-
(2006)
EDA for IC Implementation, Circuit Design, and Process Technology
-
-
Sapatnekar, S.S.1
-
19
-
-
3843135512
-
Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization
-
V. Stojanovic, D. Markovic, B. Nikolic, M. Horowitz, and R. Brodersen. Energy-delay tradeoffs in combinational logic using gate sizing and supply voltage optimization. In European Solid-State Circuits Conference (ESSCIRC), Sept. 2002.
-
European Solid-State Circuits Conference (ESSCIRC), Sept. 2002
-
-
Stojanovic, V.1
Markovic, D.2
Nikolic, B.3
Horowitz, M.4
Brodersen, R.5
-
20
-
-
34548812547
-
Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging
-
J. Tschanz, N.-S. Kim, S. Dighe, J. Howard, G. Ruhl, S. Vanga, S. Narendra, Y. Hoskote, H. Wilson, C. Lam, M. Shuman, C. Tokunaga, D. Somasekhar, S. Tang, D. Finan, T. Karnik, N. Borkar, N. Kurd, and V. De. Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging. In International Solid-State Circuits Conference (ISSCC), Feb. 2007.
-
International Solid-State Circuits Conference (ISSCC), Feb. 2007
-
-
Tschanz, J.1
Kim, N.-S.2
Dighe, S.3
Howard, J.4
Ruhl, G.5
Vanga, S.6
Narendra, S.7
Hoskote, Y.8
Wilson, H.9
Lam, C.10
Shuman, M.11
Tokunaga, C.12
Somasekhar, D.13
Tang, S.14
Finan, D.15
Karnik, T.16
Borkar, N.17
Kurd, N.18
De, V.19
-
21
-
-
33748329641
-
First-order incremental block-based statistical timing analysis
-
C. Visweswariah, K. Ravindran, K. Kalafala, S. Walker, S. Narayan, D. Beece, J. Piaget, N. Venkateswaran, and J. Hemmet. First-order incremental block-based statistical timing analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(10), 2006.
-
(2006)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.25
, Issue.10
-
-
Visweswariah, C.1
Ravindran, K.2
Kalafala, K.3
Walker, S.4
Narayan, S.5
Beece, D.6
Piaget, J.7
Venkateswaran, N.8
Hemmet, J.9
-
22
-
-
67649663718
-
On the efficacy of input vector control to mitigate NBTI effects and leakage power
-
Y. Wang, X. Chen, W. Wang, V. Balakrishnan, Y. Cao, Y. Xie, and H. Yang. On the efficacy of input vector control to mitigate NBTI effects and leakage power. In International Symposium on Quality Electronic Design (ISQED), Mar. 2009.
-
International Symposium on Quality Electronic Design (ISQED), Mar. 2009
-
-
Wang, Y.1
Chen, X.2
Wang, W.3
Balakrishnan, V.4
Cao, Y.5
Xie, Y.6
Yang, H.7
-
24
-
-
70350741517
-
Process variation characterization of chip-level multiprocessors
-
L. Zhang, L. Bai, R. Dick, L. Shang, and R. Joseph. Process variation characterization of chip-level multiprocessors. In Design Automation Conference (DAC), July 2009.
-
Design Automation Conference (DAC), July 2009
-
-
Zhang, L.1
Bai, L.2
Dick, R.3
Shang, L.4
Joseph, R.5
|