Exploiting program-level masking and error propagation for constrained reliability optimization

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Shafique, Muhammad ^a   Rehman, Semeen ^a   Aceituno, Pau Vilimelis ^a   Henkel, Jörg ^a  

^a KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINED RELIABILITY OPTIMIZATIONS; DESIGN CONSTRAINTS; PROPAGATION PROBABILITIES; PROPAGATION PROPERTIES; PROTECTION SCHEMES; RELIABILITY EFFICIENCIES; RELIABILITY-DRIVEN; SELECTIVE PROTECTION;

COMPUTER AIDED DESIGN; CONSTRAINED OPTIMIZATION; COPYRIGHTS; EMBEDDED SOFTWARE;

RELIABILITY;

EID: 84879876348     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488755     Document Type: Conference Paper

References (30)

1. J. Henkel et al., "Reliable On-Chip Systems in the Nano-Era: Lessons Learnt and Future Trends", IEEE DAC, 2013.
2. S. S. Mukherjee, C. Weaver, J. Emer, S.K. Reinhardt, T.Austin, "A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor", MICRO, pp. 29-40, 2003.
3. D. Ernst et al., "Razor: circuit-level correction of timing errors for lowpower operation, " IEEE MICRO, vol. 24, no. 3, pp. 10-20, 2004.
4. R. Vadlamani et al., "Multicore soft error rate stabilization using adaptive dual modular redundancy", IEEE DATE, pp. 27-32, 2010.
5. M. D. Powell, A. Biswas, S. Gupta, S. S. Mukherjee, "Architectural core salvaging in a multi-core processor for hard-error tolerance", International Symposium on Computer architecture (ISCA), pp. 93-104, 2009.
6. G. A. Reis, J. Chang, D. I. August, "Automatic instruction-level software only recovery", IEEE MICRO, pp. 36-47, 2007.
7. N. Oh et al., "Error detection by duplicated instructions in super-scalar processors", IEEE Transaction on Reliability, 51-1, pp. 63-75, 2002.
8. J. Hu et al., "In-Register Duplication: Exploiting Narrow-Width Value for Improving Register File Reliability, " DSN, pp. 281-290, 2006.
9. E. Borin, C. Wang, Y. Wu, G. Araujo, "Software-Based Transparent and Comprehensive Control-Flow Error Detection", CGO, pp. 333-345, 2006.
10. S. Rehman et al., "Reliable software for unreliable hardware: Embedded code generation aiming at reliability", Codess+ISSS, pp. 237-246, 2011.
11. D. Borodin et al., "Protected Redundancy Overhead Reduction Using Instruction Vulnerability Factor, " IEEE CF, pp. 319-326, 2010.
12. J. Cong, K. Gururaj, "Assuring Application-Level Correctness Against Soft Errors", ICCAD, pp. 150-157, 2011.
13. A. Sundaram et al., "Efficient fault tolerance in multi-media applications through selective instruction replication", WREFT, pp. 339-346, 2008.
14. M. Shafique et al., "Power-Efficient Error-Resiliency for H.264/AVC Context-Adaptive Variable Length Coding", DATE, pp. 697-702, 2012.
15. M. A. Makhzan et al., "A low power JPEG2000 encoder with iterative and fault tolerant error concealment", IEEE TVLSI, vol. 17, no. 6, pp. 827-837, 2009.
16. S. Rehman, M. Shafique, J. Henkel, "Instruction Scheduling for Reliability-Aware Compilation", IEEE DAC, pp. 1288-1296, 2012.
17. J. Lee et al., "Dynamic Code Duplication with Vulnerability Awareness for Soft Error Detection on VLIW Architectures", ACM TACO, vol. 9, no. 4, article 48, 2013.
18. M. Shafique, L. Bauer, J. Henkel, "Optimizing the H.264/AVC Video Encoder Application Structure for Reconfigurable and Application- Specific Platforms", JSPS, vol. 60, no. 2, pp. 183-210, 2010.
19. T. Li et al., "CSER: HW/SW Configurable Soft-Error Resiliency for Application Specific Instruction-Set Processors", IEEE DATE, 2013.
20. A. Rajendiran et al., "Reliable computing with ultra-reduced instruction set co-processors", IEEE DAC, pp. 697-702, 2012.
21. S. Rehman et al., "Leveraging Variable Function Resilience for Selective Software Reliability on Unreliable Hardware", IEEE DATE, 2013.
22. S. Z. Shazli, M. B. Tahoori, "Obtaining Microprocessor Vulnerability Factor Using Formal Methods", DFTVS, 2008.
23. Flux calculator: www.seutest.com/cgi-bin/FluxCalculator.cgi.
24. J. Gaisler, "A portable and fault-tolerant microprocessor based on the SPARC v8 architecture", DSN, pp. 409-415, 2002.
25. MiBench (http://www.eecs.umich.edu/mibench/).
26. IBM® XIV®: http://publib.boulder.ibm.com/infocenter/ibmxiv/r2/ index.jsp.
27. AMD PhenomTM II Processor Product Data Sheet 2010.
28. S. Ananthanarayan, S. Garg, H. D. Patel, "Low Cost Permanent Fault Detection Using Ultra-Reduced Instruction Set Co-Processors", IEEE DATE, 2013.
29. S. Rehman et al., "RAISE: Reliability Aware Instruction SchEduling for Unreliable Hardware", IEEE ASP-DAC, pp.671-676, 2012.
30. T. Li et al., "RASTER: Runtime Adaptive Spatial/Temporal Error Resiliency for Embedded Processors", IEEE DAC, 2013.