Automated synthesis of asynchronous event-based interfaces for neuromorphic systems

2013 European Conference on Circuit Theory and Design, ECCTD 2013 - Proceedings

Volumn , Issue , 2013, Pages

  Mostafa, Hesham ^a   Corradi, Federico ^a   Osswald, Marc ^a   Indiveri, Giacomo ^a  

^a UNIVERSITY OF ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS CIRCUITS; ASYNCHRONOUS INTERFACE; AUTOMATICALLY GENERATED; DIGITAL DESIGN TOOLS; NEUROMORPHIC SYSTEMS; NEURON ARCHITECTURES; QUANTITATIVE METRICS; VERIFICATION METHODOLOGY;

CIRCUIT THEORY;

EID: 84892641934     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ecctd.2013.6662213     Document Type: Conference Paper

References (9)

1. K. Boahen, "Point-to-point connectivity between neuromorphic chips using address-events," IEEE Transactions on Circuits and Systems II, vol. 47, no. 5, pp. 416-34, 2000.
2. D. Fasnacht and G. Indiveri, "A PCI based high-fanout AER mapper with 2 GiB RAM look-up table, 0.8 μs latency and 66 mhz output event-rate," in Conference on Information Sciences and Systems, CISS 2011, Johns Hopkins University, March 2011, pp. 1-6.
3. E. Chicca, A. Whatley, P. Lichtsteiner, V. Dante, T. Delbruck, P. Del Giudice, R. Douglas, and G. Indiveri, "A multi-chip pulse-based neuromorphic infrastructure and its application to a model of orientation selectivity," IEEE Transactions on Circuits and Systems I, vol. 5, no. 54, pp. 981-993, 2007. (Pubitemid 46773770)
4. F. Gomez-Rodriguez, R. Paz, A. Linares-Barranco, M. Rivas, L. Miro, S. Vicente, G. Jimenez, and A. Civit, "AER tools for communications and debugging," in International Symposium on Circuits and Systems, (ISCAS), 2006. IEEE, 2006, pp. 3253-3256. (Pubitemid 47132245)
5. N. Imam, F. Akopyan, J. Arthur, P. Merolla, R. Manohar, and D. Modha, "A digital neurosynaptic core using event-driven qdi circuits," in Asynchronous Circuits and Systems (ASYNC), 2012 18th IEEE International Symposium on, May 2012, pp. 25-32.
6. X. Jin, M. Lujan, L. Plana, S. Davies, S. Temple, and S. Furber, "Modeling spiking neural networks on SpiNNaker," Computing in Science & Engineering, vol. 12, no. 5, pp. 91-97, September-October 2010.
7. P. Merolla, J. Arthur, B. Shi, and K. Boahen, "Expandable networks for neuromorphic chips," IEEE Transactions on Circuits and Systems I, vol. 54, no. 2, pp. 301-311, Feb. 2007. (Pubitemid 46444261)
8. D. E. Muller and W. Bartky, "A theory of asynchronous circuits," in Proceedings of an International Symposium on the Theory of Switching, vol. 29, 1959, pp. 204-243.
9. A. Martin and M. Nystrom, "Asynchronous techniques for system-onchip design," Proceedings of the IEEE, vol. 94, pp. 1089-1120, 2006.