Comparison of Off-Chip Training Methods for Neuromemristive Systems

Proceedings of the IEEE International Conference on VLSI Design

Volumn 2015-February, Issue February, 2015, Pages 99-104

  Merkel, Cory ^a   Kudithipudi, Dhireesha ^a  

^a Rochester Institute of Technology   (United States)

Author keywords

memristor; neural networks; neuromemristive systems; neuromorphic

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK ANALYSIS; FUNCTIONS; MEMRISTORS; NEURAL NETWORKS; REAL TIME SYSTEMS; VLSI CIRCUITS;

CLASSIFICATION ACCURACY; HANDWRITTEN DIGIT; MEMRISTOR; NEUROMORPHIC; NONLINEAR FUNCTIONS; PLATFORM FOR LEARNING; PROCESS VARIATION; WEIGHT PROGRAMMING;

EMBEDDED SYSTEMS;

EID: 84938229361     PISSN: 10639667     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSID.2015.22     Document Type: Conference Paper

References (28)

1. J. J. Yang, D. B. Strukov, and D. R. Stewart, "Memristive devices for computing." Nature nanotechnology, vol. 8, no. 1, pp. 13-24, Jan. 2013. [Online]. Available: http://www.ncbi.nlm.nih.gov/pubmed/23269430
2. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems." Nano Letters, vol. 10, no. 4, pp. 1297-301, Apr. 2010.
3. Z. Guo, J. Wang, and Z. Yan, "Global exponential dissipativity and stabilization of memristor-based recurrent neural networks with timevarying delays," Neural Networks, vol. 48, no. 0, pp. 158-172, 2013.
4. M. D. Ventra and Y. V. Pershin, "On the physical properties of memristive, memcapacitive and meminductive systems," Nanotechnology, vol. 24, no. 25, p. 255201, 2013.
5. G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis, and T. Prodromakis, "Integration of nanoscale memristor synapses in neuromorphic computing architectures," arXiv preprint arXiv:1302.7007, 2013.
6. M. Pelgrom, A. Duinmaijer, and A. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, no. 5, pp. 1433-1439, Oct. 1989.
7. "Predictive Technology Model." [Online]. Available: http://ptm.asu.edu/
8. L. Chua, "Resistance switching memories are memristors," Applied Physics A, vol. 102, no. 4, pp. 765-783, Jan. 2011.
9. D. B. Strukov and R. S. Williams, "Exponential ionic drift: fast switching and low volatility of thin-film memristors," Applied Physics A, vol. 94, no. 3, pp. 515-519, Nov. 2008.
10. J. J. Yang, M. D. Pickett, X. Li, D. Ohlberg, D. R. Stewart, and R. S. Williams, "Memristive switching mechanism for metal/oxide/metal nanodevices." Nature Nanotechnology, vol. 3, no. 7, pp. 429-33, Jul. 2008.
11. D. B. Strukov, J. L. Borghetti, and R. S. Williams, "Coupled ionic and electronic transport model of thin-film semiconductor memristive behavior," Small, vol. 5, no. 9, pp. 1058-63, May 2009.
12. Y. Yang and W. Lu, "Nanoscale resistive switching devices: mechanisms and modeling." Nanoscale, vol. 5, no. 21, pp. 10 076-92, Nov. 2013.
13. N. R. Mcdonald, "Al/CuxO/Cu memristive devices : fabrication, characterization, and modeling," Master's Thesis, SUNY Albany, 2012.
14. H. Manem, G. S. Rose, X. He, and W. Wang, "Design Considerations for Variation Tolerant Multilevel CMOS / Nano Memristor Memory," Computer Engineering, pp. 287-292, 2010.
15. D. Niu, Y. Chen, C. Xu, and Y. Xie, "Impact of Process Variations on Emerging Memristor," Analysis, pp. 877-882, 2010.
16. M. Hu, H. Li, Y. Chen, X. Wang, and R. E. Pino, "Geometry variations analysis of TiO2 thin-film and spintronic memristors," 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011), pp. 25-30, Jan. 2011.
17. J. Rajendran, H. Maenm, R. Karri, and G. S. Rose, "An Approach to Tolerate Process Related Variations in Memristor-Based Applications," 2011 24th Internatioal Conference on VLSI Design, pp. 18-23, Jan. 2011.
18. I. Bellido and E. Fiesler, "Do backpropagation trained neural networks have normal weight distributions?" in International Conference on Artificial Neural Networks, ser. ICANN'93, 1993, pp. 772-725.
19. K.-h. Jo, C.-m. Jung, K.-s. Min, and S.-m. S. Kang, "Self-adaptive write circuit for low-power and variation-tolerant memristors," IEEE Transactions on Nanotechnology, vol. 9, no. 6, pp. 675-678, 2010.
20. Perez-Carrasco, "On neuromorphic spiking architectures for asynchronous STDP memristive systems," in International Symposium on Circuits and Systems, 2010, pp. 77-80.
21. A. Afifi, A. Ayatollahi, and F. Raissi, "Implementation of biologically plausible spiking neural network models on the memristor crossbarbased CMOS/nano circuits," European Conference on Circuit Theory and Design, pp. 563-566, Aug. 2009.
22. I. E. Ebong and P. Mazumder, "CMOS and memristor-based neural network design for position detection," Proceedings of the IEEE, vol. 100, no. 6, pp. 2050-2060, Jun. 2012.
23. M. Laiho and E. Lehtonen, "Cellular nanoscale network cell with memristors for local implication logic and synapses," in International Symposium on Circuits and Systems, May 2010, pp. 2051-2054.
24. J. Rajendran, H. Manem, R. Karri, and G. S. Rose, "An energy-efficient memristive threshold logic circuit," IEEE Transactions on Computers, vol. 61, no. 4, pp. 474-487, 2012.
25. H. Kim, M. P. Sah, C. Yang, T. Roska, and L. O. Chua, "Neural synaptic weighting with a pulse-based memristor circuit," IEEE Transactions on Circuit Theory, vol. 59, no. 1, pp. 148-158, 2012.
26. H. Kim, M. P. Sah, C. Yang, T. Roska, and L. O. Chua, "Memristor Bridge Synapses," Proceedings of the IEEE, vol. 100, no. 6, pp. 2061-2070, Jun. 2012.
27. B. Widrow, "An adaptive "ADALINE" neuron using chemical "Memistors"," Stanford University, Tech. Rep., 1960.
28. F. Alibart, E. Zamanidoost, and D. B. Strukov, "Pattern classification by memristive crossbar circuits using ex situ and in situ training." Nature communications, vol. 4, no. May, p. 2072, Jun. 2013.