Cellular nanoscale network cell with memristors for local implication logic and synapses

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 2051-2054

  Laiho, Mika ^a   Lehtonen, Eero ^a  

^a UNIVERSITY OF TURKU   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TRANSISTORS; HARDWARE COST; MEMRISTOR; NANOSCALE NETWORKS; PROGRAMMABLE SYNAPSIS; SIMULATION RESULT; WEIGHT MATRICES;

NANOSTRUCTURED MATERIALS;

FABRICS;

EID: 77955992982     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537188     Document Type: Conference Paper

References (13)

1. L.O.Chua, L.Yang, "Cellular Neural Networks: Theory", IEEE Transactions on Circuits and Systems-I, vol.35, no.10, pp.1257-1272, Oct. 1988.
2. T. Roska and L. O. Chua "The CNN universal machine: an analogic array computer", IEEE Trans, on Circuits and. Systems II, Vol. 40, pp. 163-173,1993.
3. L. O. Chua, "Memristor - The Missing Circuit Element", IEEE Transactions on Circuit Theory, vol. 18, no. 5, pp. 507-519, 1971.
4. D. Strukov, et al., "The Missing Memristor Found", Nature, vlo. 453, pp. 80-83, May 2008.
5. K. Likharev, "CMOL: possible hybrid semiconductor/nanodevice circuits", Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005. Vol 2, pp. II/237, 2005.
6. J. Yang, et al., "Memristive Switching mechamism for metal/oxide/metal nanodevices", Nature Nanotechnology, Vol. 3, July 2008.
7. E. Lehtonen, M. Laiho, "CNN Using Memristors for Neighborhood Connections", accepted to IEEE Cellular Nanoscale Networks and their Applications, 2010.
8. M. Laiho, A. Paasio, J. Flak, K. Halonen, "Template Design for Cellular Nonlinear Networks With 1-Bit Weights", IEEE Trans. Circuits and Systems I, Vol 55, No. 3, pp. 904-913, 2008.
9. p. Vontobel., et al., "Writing and reading from a nano-scale crossbar memory based on memristors", Nanotechnology, 2009.
10. Z. Biolek, D. Biolek, V. Biolkova, "SPICE Model of Memristor with Nonlinear Dopant Drift", 2009.
11. P. Kuekes, "Material Implication: Digital Logic with Memristors", Memristor and Memristive Systems Symposium, UC Berkeley, 2008.
12. E. Lehtonen, M. Laiho, "Stateful Implication Logic with Memristors", Proc. of Nanoarch, San Francisco, 2009.
13. Ö. Turel, et al., "Neuromorphic Architectures for Nanoelectronic Circuits", International Journal of Circuit Theory and Applications", Vol., 32, pp. 277-302, 2004.