An Energy-Efficient Memristive Threshold Logic Circuit

IEEE Transactions on Computers

Volumn 61, Issue 4, 2012, Pages 474-487

  Rajendran, Jeyavijayan ^a   Manem, Harika ^a   Karri, Ramesh ^a   Rose, Garrett S ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

EID: 85008544016     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2011.26     Document Type: Article

References (32)

1. L. Chua, “Memristor--The Missing Circuit Element,” IEEE Trans. Circuit Theory, vol. 18, no. 5, pp. 507–519, Sept. 1971.
2. S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, “Nanoscale Memristor Device as Synapse in Neuro-morphic Systems,” Nano Letters, vol. 10, no. 4, pp. 1297–1301, Mar. 2010.
3. G. Snider, “Spike-Timing-Dependent Learning in Memristive Nanodevices,” Proc. IEEE Intʼnl Symp. Nanoscale Architectures (NANOARCH), pp. 85–92, 2008.
4. J. Rajendran, H. Manem, and G. Rose, “NDR Based Threshold Logic Fabric with Memristive Synapses,” Proc. IEEE Ninth Conf. Nanotechnology (NANO), pp. 725–728, July 2009.
5. E. Lehtonen and M. Laiho, “CNN Using Memristors for Neighborhood Connections,” Proc. Intʼnl Workshop Cellular Nanoscale Networks and Their Applications (CNNA), pp. 1–4, 2010.
6. Y. Ho, G. M. Huang, and P. Li, “Nonvolatile Memristor Memory: Device Characteristics and Design Implications,” Proc. Intʼnl Conf. Computer-Aided Design (ICCAD), pp. 485–490, 2009.
7. H. Kim, M. Sah, C. Yang, and L. Chua, “Memristor-Based Multilevel Memory,” Proc. Intʼnl Workshop Cellular Nanoscale Networks and Their Applications (CNNA), pp. 1–6, 2010.
8. H. Manem, G. S. Rose, X. He, and W. Wang, “Design Considerations for Variation Tolerant Multilevel CMOS/Nano Memristor Memory,” Proc. 20th Great lakes Symp. VLSI (GLSVLSI ′10), pp. 287–292, 2010.
9. M. Laiho and E. Lehtonen, “Arithmetic Operations Within Memristor-Based Analog Memory,” Proc. 12th Intʼnl Workshop Cellular Nanoscale Networks and Their Applications (CNNA), pp. 1–4, 2010.
10. Q. Xia, W. Robinett, M. W. Cumbie, N. Banerjee, T. J. Cardinali, J. J. Yang, W. Wu, X. Li, W. M. Tong, D. B. Strukov, G. S. Snider, G. Medeiros-Ribeiro, and R. S. Williams, “Memristor--CMOS Hybrid Integrated Circuits for Reconfigurable Logic,” Nano Letters, vol. 9, no. 10, pp. 3640–3645, Sept. 2009.
11. W. Wang, T. T. Jing, and B. Butcher, “FPGA Based on Integration of Memristors and CMOS Devices,” Proc. IEEE Intʼnl Symp. Circuits and Systems (ISCAS), pp. 1963–1966, 2010.
12. J. M. Quintana, M. J. Avedillo, R. Jimenez, and E. Rodriguez-Villegas, “Practical Low-Cost CPL Implementations Threshold Logic Functions,” Proc. 11th Great Lakes Symp. VLSI (GLSVLSI ′01), pp. 139–144, 2001.
13. Y. Leblebici, F. Gurkaynak, and D. Mlynek, “A Compact 31-Input Programmable Majority Gate Based on Capacitive Threshold Logic,” Proc. IEEE Intʼnl Symp. Circuits and Systems (ISCAS ′98), vol. 2, pp. 105–108, 1998.
14. Y. Leblebici, A. Kepkep, F. Gurkaynak, H. Ozdemir, and U. Cilingiroglu, “A Fully Pipelined Programmable Real-time (3 $$ 3) Image Filter Based on Capacitive Threshold-Logic Gates,” Proc. IEEE Intʼnl Symp. Circuits and Systems (ISCAS ′07), vol. 3, pp. 2072–2075, June 1997.
15. C. Moffat, “A Survey of Nanoelectronics,” Univ. College, London, U. K., http://ipga.phys.ucl.ac.uk/papers/rep94-2.pdf, 1994.
16. K. Maezawa, T. Akeyoshi, and T. Mizutani, “Functions and Applications of Monostable-Bistable Transition Logic Elements (MOBILE) Having Multiple-Input Terminals,” IEEE Trans. Electron Devices, vol. 41, no. 2, pp. 148–154, Feb. 1994.
17. K. Chen, T. Akeyoshi, and K. Maezawa, “Monolithic Integration of Resonant Tunneling Diodes and FET's for Monostable-Bistable Transition Logic Elements (MOBILE’s),” IEEE Electron Device Letters, vol. 16, no. 2, pp. 70–73, Feb. 1995.
18. H. Ozdemir, A. Kepkep, B. Pamir, Y. Leblebici, and U. Cilingiroglu, “A Capacitive Threshold-Logic Gate,” IEEE J. Solid-State Circuits, vol. 31, no. 8, pp. 1141–1150, Aug. 1996.
19. A. Stokman, S. Cotofana, and S. Vasilliadis, “A Versatile Threshold Logic Gate,” Proc. Intʼnl Semiconductor Conf., vol. 1, pp. 163–166, 1998.
20. V. Beiu, J. Quintana, and M. Avedillo, “VLSI Implementations of Threshold Logic--A Comprehensive Survey,” IEEE Trans. Neural Networks, vol. 14, no. 5, pp. 1217–1243, Sept. 2003.
21. H. Iwamura, M. Akazawa, and Y. Amemiya, “Single-Electron Majority Logic Circuits,” IEICE Trans. Electronics, vol. E81-C, pp. 42–48, Jan. 1998.
22. D. B. Strukov, G. S. Snider, D. R. Stewart, and R. S. Williams, “The Missing Memristor Found,” Nature, vol. 453, pp. 80–83, 2008.
23. R. Williams, “How We Found the Missing Memristor,” IEEE Spectrum, vol. 45, no. 12, pp. 28–35, Dec. 2008.
24. X. Wang, Y. Chen, H. Xi, H. Li, and D. Dimitrov, “Spintronic Memristor through Spin-Torque-Induced Magnetization Motion,” IEEE Electron Device Letters, vol. 30, no. 3, pp. 294–297, Mar. 2009.
25. Y. N. Joglekar and S. J. Wolf, “The Elusive Memristor: Properties of Basic Electrical Circuits,” European J. Physics, vol. 30, no. 4, pp. 661–675, 2009.
26. D. B. Strukov and R. S. Williams, “Exponential Ionic Drift: Fast Switching and Low Volatility of Thin-Film Memristors,” Applied Physics A: Materials Science and Processing, vol. 94, pp. 515–519, Mar. 2009.
27. M. Ronay and P. Nordlander, “Barrier to Oxygen Penetration on Metal and Oxide Surfaces,” Physical Rev. B, vol. 35, no. 17, pp. 9403–9406, June 1987.
28. “Berkeley Sis.,” http://www-cad.eecs.berkeley.edu/∼pchong/sis.html, 2011.
29. “Berkeley Predictive Technology Model (PTM),” http://www.eas.asu.edu/∼PTM/, 2011.
30. S. Muroga, Threshold Logic and Its Applications. Wiley-Interscience, 1971.
31. S. Paul, S. Chatterjee, S. Mukhopadhyay, and S. Bhunia, “A Circuit-Software Co-Design Approach for Improving EDP in Reconfigurable Frameworks,” Proc. IEEE/ACM Intʼnl Conf. Computer-Aided Design--Digest of Technical Papers (ICCAD), pp. 109–112, Nov. 2009.
32. G. Razavipour, A. Afzali-Kusha, and M. Pedram, “Design and Analysis of Two Low-Power SRAM Cell Structures,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 17, no. 10, pp. 1551–1555, Oct. 2009.