A 460 MHz at 397 mV, 2.6 GHz at 1.3 V, 32 bits VLIW DSP Embedding FMAX Tracking

IEEE Journal of Solid-State Circuits

Volumn 50, Issue 1, 2015, Pages 125-136

  Beigné, Edith ^a   Valentian, Alexandre ^a   Miro Panades, Ivan ^a   Wilson, Robin ^b   Flatresse, Philippe ^b   Abouzeid, Fady ^b   Benoist, Thomas ^a   Bernard, Christian ^a   Bernard, Sebastien ^a   Billoint, Olivier ^a   Clerc, Sylvain ^b   Giraud, Bastien ^a   Grover, Anuj ^b   Le Coz, Julien ^b   Noel, Jean Philippe ^b   Thomas, Olivier ^a   Thonnart, Yvain ^a  

^a CEA LETI   (France)

^b STMICROELECTRONICS   (France)

Author keywords

FDSOI; high energy efficiency; low power; low voltage; timing fault sensors

Indexed keywords

VERY LONG INSTRUCTION WORD ARCHITECTURE;

CLOCK FREQUENCY; FREQUENCY MEASUREMENTS; HIGH ENERGY EFFICIENCY; HIGH ENERGY GAIN; MAXIMUM FREQUENCY; MOBILE APPLICATIONS; ULTRA THIN BODY AND BOXES; VOLTAGE RANGES;

ENERGY EFFICIENCY;

EID: 84937634666     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2014.2369503     Document Type: Article

References (15)

1. D. Jacquet et al., "2.6 GHZ ultra wide voltage range energy efficient dual A9 in 28 nm UTBB FD-SOI," in Proc. VLSI Technology (VLSIT), , 2013, pp. C44-C45.
2. G. Gammie et al., "A 28 nm 0.6 V low-power DSP for mobile applications," in IEEE ISSCC Dig. Tech. Papers, 2011, pp. 131-134.
3. S. Jain et al., "A 280 mV-to-1.2 V wide-operating-range IA-32 processor in 32 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2012, pp. 66-68.
4. S. Hsu et al., "A 280 mV-to-1.1 V 256 b reconfigurable SIMD vector permutation engine with 2-dimensional shuffle in 22 nm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2012, pp. 178-180.
5. F. Abouzeid et al., "A 45 nm CMOS 0.35 V-optimized standard cell library for ultra-low power applications," in Proc. ISLPED, , 2009, pp. 225-230.
6. F. Abouzeid, S. Clerc, B. Pelloux-Prayer, F. Argoud, and P. Roche, "28 nm CMOS, energy efficient and variability tolerant, 350 mV-to-1.0 V, 10 MHz/700 MHz, 252 bits frame error-decoder," in Proc. ESSCIRC, 2012, pp. 153-156.
7. J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, and V. De, "Comparative delay and energy of single edge-triggered & dual edge-triggered pulsed flip-flops for high-performance microprocessors," presented at the Int. Symp. Low Power Electronics and Design (ISLPED), Huntington Beach, CA, USA, Aug. 2001.
8. S.-C. Luo, C.-J. Huang, and Y.-H. Chu, "An adaptive pulse-triggered flip-flop for a high-speed and voltage-scalable standard cell library," IEEE Trans. Circuits Syst. II: Express Briefs, vol. 60, no. 10, pp. 677-681, Oct. 2013.
9. D. Ernst et al., "Razor: A low-power pipeline based on circuit-level timing speculation," presented at the 36th Annu. IEEE/ACM Int. Symp. Microarchitecture (MICRO-36), San Diego, CA, USA, Dec. 2003.
10. D. Blaauw et al., "Razor II: In situ error detection and correction for PVT and SER tolerance," presented at the IEEE ISSCC Dig. Tech. Papers, San Francisco, CA, USA, Feb. 2008.
11. K. Chae, C.-H. Lee, and S. Mukhopadhyay, "Timing error prevention using elastic clocking," presented at the IEEE Int. Conf. IC Design & Technology (ICICDT), Kaohsiung, Taiwan, Feb. 2011.
12. F. Arnaud, N. Planes, S. Haendler, P. Flatresse, and F. Nyer, "Switching energy efficiency optimization for advanced CPU thanks to UTBB technology," presented at the IEEE Int. Electron Devices Meeting (IEDM), San Francisco, CA, USA, Dec. 2012.
13. P. Zhao, T. K. Darwish, andM. A. Bayoumi, "High-performance and low-power conditional discharge flip-flop," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 12, no. 5, pp. 477-484, May 2004.
14. E. Consoli, M. Alioto, G. Palumbo, and J. Rabaey, "Conditional push-pull pulsed latches with 726fJ.ps energy-delay product in 65nm CMOS," in 2012 IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2012, pp. 482-484.
15. N. Nedovic, M. Aleksic, and V. G. Oklobdzija, "Timing characterization of dual-edge triggered flip-flops," in Proc. 2001 Int. Conf. Computer Design, ICCD 2001, pp. 538-541.