Evolution of Memory Architecture

Proceedings of the IEEE

Volumn 103, Issue 8, 2015, Pages 1331-1345

  Nair, Ravi ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Approximate memories; disk; dynamic random access memory (DRAM); flash memory; main memory; memory hierarchy; near data processing; non von Neumann architectures; processing in memory; storage class memory; von Neumann architecture

Indexed keywords

CACHE MEMORY; DATA HANDLING; DISTRIBUTED COMPUTER SYSTEMS; DISTRIBUTED DATABASE SYSTEMS; FLASH MEMORY; MEMORY ARCHITECTURE;

DISK; DYNAMIC RANDOM ACCESS MEMORY; MAIN MEMORY; MEMORY HIERARCHY; NEUMANN ARCHITECTURE; PROCESSING IN MEMORY; STORAGE-CLASS MEMORY;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84937250157     PISSN: 00189219     EISSN: 15582256     Source Type: Journal    
DOI: 10.1109/JPROC.2015.2435018     Document Type: Article

References (76)

1. J. Von Neumann, "First draft of a report on the EDVAC," IEEE Ann. History Comput., vol. 15, no. 4, pp. 27-75, 1993.
2. J. B. Dennis and D. P. Misunas, "A preliminary architecture for a basic data-flow processor," ACM SIGARCH Comput. Architect. News, vol. 3, no. 4, pp. 126-132, Jan. 1975.
3. R. R. Schaller, "Moore's law: Past, present and future," IEEE Spectrum, vol. 34, no. 6, pp. 52-59, Jun. 1997.
4. R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of ion-implanted MOSFET's with very small physical dimensions," IEEE J. Solid-State Circuits, vol. SSC-9, no. 5, pp. 256-268, Oct. 1974.
5. Electronic computers within the Ordnance Corps, chapter III - EDVAC. [Online]. Available: http://ftp.arl.mil/~mike/comphist/61ordnance/chap3.html.
6. IBM Archives, Magnetic drum data processing machine announcement, press release. [Online]. Available: http://www-03.ibm.com/ibm/history/exhibits/650/650-pr1.html.
7. Wikipedia, Magnetic-core memory. [Online]. Available: http://en.wikipedia.org/wiki/Magnetic-core-memory.
8. The CDC 6600 arrives at CERN. [Online]. Available: http://timeline.web.cern.ch/the-cdc-6600-arrives-at-cern.
9. R. H. Dennard, "Field-effect transistor memory," U.S. Patent 3 387 286, 1968.
10. Mostek, Circuits and systems product guide, 1980. [Online]. Available: http://bitsavers.trailing-edge.com/pdf/mostek/-dataBooks/1980-Mostek-Circuits-and-Systems-Product-Guide.pdf.
11. B. Jacob, S. Ng, and D. Wang, Memory System: Cache, DRAM, Disk. San Francisco, CA, USA: Morgan-Kaufmann, 2007.
12. P. J. Denning, "Virtual memory," ACM Comput. Surv., vol. 2, no. 3, pp. 153-189, 1970.
13. IBM Corporation, Under the hood: Of POWER7 processor caches. [Online]. Available: http://www-03.ibm.com/systems/resources/systems-power-software-i-perfmgmt-underthehood.pdf.
14. IBM Corporation, IBM power system E880 data sheet. [Online]. Available: http://www.ibm.com/common/ssi/cgi-bin/ssialias?subtype=SP&infotype=PM&appname=STGE-PO-PO-USEN&htmlfid=PO-D03105USEN.
15. J. Barth et al., "A 500 MHz random cycle, 1.5 ns-latency, SOI embedded DRAM macro featuring a three transistor micro sense amplifier," in Proc. IEEE Int. Solid-State Circuits Conf., 2007, pp. 486-617.
16. S. Mittal, "A survey of architectural techniques for DRAM power management," Int. J. High Performance Syst. Architect., vol. 4, no. 2, pp. 110-119, 2012.
17. T. J. O'Gorman, "The effect of cosmic rays on the soft error rate of a DRAM at ground level," IEEE Trans. Electron Devices, vol. 41, no. 4, pp. 553-557, Apr. 1994.
18. S. E. Schuster, "Multiple word/bit line redundancy for semiconductor memories," IEEE J. Solid-State Circuits, vol. 13, no. 5, pp. 698-703, Oct. 1978.
19. S. L. Min and E. H. Nam, "Current trends in flash memory technology," in Proc. Asia South Pacific Design Autom., Jan. 2006, pp. 332-333.
20. th Int. Conf. Architect. Support Programm. Lang. Oper. Syst., 2009, pp. 229-240.
21. Micron, "Wear leveling in micron NAND memory," Tech. Note TN-29-61. [Online]. Available: http://www.micron.com/~/media/Documents/Products/Technical%20Note/NAND%20Flash/tn2961-wear-leveling-in-nand.pdf.
22. th Symp. Mass Storage Syst. Technol., 2011, DOI: 10.1109/MSST.2011.5937225.
23. th IEEE Int. Symp. Model. Anal. Simul. Comput. Telecommun. Syst., 2007, DOI: 10.1109/MASCOTS.2007.57.
24. K. Sudan, A. Badam, and D. Nellans, "NAND-flash: Fast storage or slow memory?" presented at the Non-Volatile Memory Workshop, San Diego, CA, USA, Mar. 2012.
25. th Conf. Hot Topics Oper. Syst., May 2009, pp. 14-18.
26. th Annu. Int. Symp. Comput. Architect., Jun. 2009, pp. 24-33.
27. M. Hosomi et al., "A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-RAM," in IEEE Int. Electron Devices Meeting Tech. Dig., Dec. 2005, pp. 459-462.
28. T. Haerder and A. Reuter, "Principles of transaction-oriented database recovery," ACM Comput. Surv., vol. 15, no. 4, pp. 287-317, 1983.
29. D. E. Culler, A. Gupta, and J. P. Singh, Parallel Computer Architecture: A Hardware/Software Approach. San Francisco, CA, USA: Morgan Kaufmann, 1997.
30. Top 500 Supercomputer Sites. [Online]. Available: http://www.top500.org/.
31. The IBM Blue Gene Team, "The blue gene/Q compute chip," Hot Chips 23, 2011. [Online]. Available: http://www.hotchips.org/wp-content/uploads/hc-archives/hc23/HC23.18.1-manycore/HC23.18.121.BlueGene-IBM-BQC-HC23-20110818.pdf.
32. A. Skjellum, E. Lusk, and W. Gropp, Using MPI: Portable Parallel Programming with the Message Passing Interface. Cambridge, MA, USA: MIT Press, 1999.
33. E. A. Brewer, "Towards robust distributed systems," presented at the Symp. Principles Distrib. Comput., Portland, OR, USA, Jul. 2000, Invited Talk.
34. E. A. Brewer, "CAP twelve years later: How the 'rules' have changed," Computer, vol. 45, no. 2, pp. 22-29, 2012.
35. D. Pritchett, "BASE: An ACID alternative," ACM Queue, vol. 6, no. 3, pp. 48-55, May/Jun. 2008.
36. F. Färber et al., "The SAP HANA database - An architecture overview," IEEE Data Eng. Bull., vol. 35, no. 1, pp. 28-33, 2012.
37. J. Ousterhout et al., "The case for RAMClouds: Scalable high-performance storage entirely in DRAM," SIGOPS Oper. Syst. Rev., vol. 43, no. 4, pp. 92-105, Jan. 2010.
38. nd Symp. Oper. Syst. Principles, Oct. 2009, DOI: 10.1145/1629575.1629577.
39. th Int. Conf. Inf. Integr. Web-Based Appl. Services, 2011, pp. 278-283.
40. S. Sanfilippo and P. Noordhuis, Redis. [Online]. Available: http://redis.io/.
41. B. Fitzpatrick, "Distributed caching with memcached," Linux J., vol. 2004, no. 124, pp. 72-76, 2004.
42. IBM Netezza, "IBM Netezza data warehouse appliances." [Online]. Available: http://www-01.ibm.com/software/data/netezza/.
43. P. Francisco, "The Netezza data appliance architecture: A platform for high performance data warehousing and analytics," in IBM Redbooks, 2011.
44. S. Swanson, "Near-data computation: It's not (just) about performance," presented at the First Workshop Near Data Process, Davis, CA, USA, Dec. 8, 2013. [Online]. Available: http://www.cs.utah.edu/wondp/WoNDP-steve.pdf.
45. th ACM Symp. Oper. Syst. Principles, 2013, pp. 197-212.
46. st Int. Symp. Field-Programm. Custom Comput. Mach., 2013, pp. 9-16.
47. R. Balasubramonian et al., "Near-data processing: Insights from a MICRO-46 workshop," IEEE Micro, vol. 34, no. 4, pp. 36-42, 2014.
48. W. A. Wulf and S. A. McKee, "Hitting the memory wall: Implications of the obvious," ACM SIGARCH Comput. Architect. News, vol. 23, no. 1, pp. 20-24, 1995.
49. M. Gokhale, B. Holmes, and K. Iobst, "Processing in memory: The Terasys massively parallel PIM array," Computer, vol. 28, no. 4, pp. 23-31, 1995.
50. P. M. Kogge, "EXECUBE - A new architecture for scaleable MPPs," in Proc. Int. Conf. Parallel Process., Aug. 1994, vol. 1, pp. 77-84.
51. th Int. Conf. Supercomput., Jun. 2002, pp. 14-25.
52. C. E. Kozyrakis et al., "Scalable processors in the billion-transistor era: IRAM," Computer, vol. 30, no. 9, pp. 75-78, 1997.
53. th Int. Symp. High-Performance Comput. Architect., Jan. 1999, pp. 70-79.
54. J. Friedrich et al., "The POWER8 processor: Designed for big data, analytics, cloud environments," in Proc. IEEE Int. Conf. IC Design Technol., May 2014, DOI: 10.1109/ICICDT.2014.6838618.
55. M. Motoyoshi, "Through-silicon via (TSV)," Proc. IEEE, vol. 97, no. 1, pp. 43-48, Jan. 2009.
56. J. T. Pawlowski, Hybrid memory cube (HMC): Breakthrough DRAM performance with a fundamentally re-architected DRAM subsystem, Hot Chips 23, 2011. [Online]. Available: http://www.hotchips.org/wp-content/uploads/hc-archives/hc23/HC23.18.3-memory-FPGA/HC23.18.320-HybridCube-Pawlowski-Micron.pdf.
57. S. Pugsley et al., "ND: Analyzing the impact of 3D-stacked memory+logic devices on map reduce workloads," in Proc. Int. Symp. Performance Anal. Syst. Softw., 2014, pp. 190-200.
58. rd Int. Symp. High-Performance Parallel Distrib. Comput., 2014, pp. 85-98.
59. R. Nair et al., "Active memory cube: A processing-in-memory architecture for exascale systems," IBM J. Res. Develop., vol. 59, no. 2/3, pp. 17:1-17:14, 2015.
60. M. Schulz et al., "Implementation and evaluation of a scalable application-level checkpoint-recovery scheme for MPI programs," in Proc. 2004 ACM/IEEE Conf. Supercomput., Nov. 2004, pp. 38-51.
61. M. Hilbert and P. López, "The world's technological capacity to store, communicate, compute information," Science, vol. 332, no. 6025, pp. 60-65, 2011.
62. Wikipedia, Information society. [Online]. Available: http://en.wikipedia.org/wiki/Information-society.
63. th Annu. IEEE/ACM Int. Symp. Microarchitect., Dec. 2013, pp. 25-36.
64. F. Bedeschi et al., "A bipolar-selected phase change memory featuring multi-level cell storage," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 217-227, Jan. 2009.
65. J. D. Owens et al., "GPU computing," Proc. IEEE, vol. 96, no. 5, pp. 879-889, May 2008.
66. J. A. Kahle et al., "Introduction to the Cell multiprocessor," IBM J. Res. Develop., vol. 49, no. 4/5, pp. 589-604, Jul. 2005.
67. P. Dlugosch, D. Brown, P. Glendenning, M. Leventhal, and H. Noyes, "An efficient and scalable semiconductor architecture for parallel automata processing," IEEE Trans. Parallel Distrib. Syst., vol. 25, no. 12, pp. 3088-3098, Dec. 2014.
68. K. Pagiamtzis and A. Sheikholeslami, "Content-addressable memory (CAM) circuits and architectures: A tutorial and survey," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 712-727, Mar. 2006.
69. L. W. Tucker and G. G. Robertson, "Architecture and applications of the connection machine," Computer, vol. 21, no. 8, pp. 26-38, 1988.
70. W. D. Hillis, The Connection Machine. Cambridge, MA, USA: MIT Press, 1989.
71. J. J. Hopfield, "Artificial neural networks," IEEE Circuits Devices Mag., vol. 4, no. 5, pp. 3-10, 1988.
72. th Annu. IEEE/ACM Int. Symp. Microarchitect., Dec. 2012, pp. 449-460.
73. J. Hawkins and D. George, Hierarchical temporal memory: Concepts, theory and terminology," Numenta Inc., White Paper, 2006. [Online]. Available: http://numenta.com/assets/pdf/whitepapers/hierarchicaltemporal-memory-cortical-learning-algorithm-0.2.1-en.pdf.
74. Numenta, Inc., The path to machine intelligence. [Online]. Available: http://numenta.com/assets/pdf/whitepapers/Numenta%20-%20Path%20to%20Machine%20Intelligence%20White%20Paper.pdf.
75. DARPA, The SyNAPSE program. [Online]. Available: http://www.darpa.mil/Our-Work/DSO/Programs/Systems-of-Neuromorphic-Adaptive-Plastic-Scalable-Electronics-%28SYNAPSE%29.aspx.
76. P. A. Merolla et al., "A million spiking-neuron integrated circuit with a scalable communication network and interface," Science, vol. 345, no. 6197, pp. 668-673, Aug. 2014.