Real-time task scheduling on island-based multi-core platforms

IEEE Transactions on Parallel and Distributed Systems

Volumn 26, Issue 2, 2015, Pages 538-550

  Chang, Che Wei ^a,b   Chen, Jian Jia ^c   Kuo, Tei Wei ^b,d,e   Falk, Heiko ^f  

^a CHANG GUNG UNIVERSITY   (Taiwan)

^b RESEARCH CENTER FOR INFORMATION TECHNOLOGY INNOVATION   (Taiwan)

^c KARLSRUHE INSTITUTE OF TECHNOLOGY   (Germany)

^d NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^e Sungkyunkwan University   (South Korea)

^f UNIVERSITY OF ULM   (Germany)

Author keywords

heterogeneous memory; memory allocation; multi core architecture; Real time system; task scheduling

Indexed keywords

APPROXIMATION ALGORITHMS; COMPUTER ARCHITECTURE; INTERACTIVE COMPUTER SYSTEMS; MULTITASKING; SCHEDULING; SCHEDULING ALGORITHMS; STORAGE ALLOCATION (COMPUTER);

APPROXIMATION BOUNDS; HETEROGENEOUS MEMORY; MEMORY MANAGEMENT; MEMORY RESOURCES; MULTI-CORE PLATFORMS; MULTICORE ARCHITECTURES; TASK-SCHEDULING; WORST-CASE EXECUTION TIME;

REAL TIME SYSTEMS;

EID: 84921407763     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2013.2297308     Document Type: Article

References (43)

1. AbsInt Angewandte Informatik GmbH, "aiT: Worst-Case Execution Time Analyzers, " http://www.absint.com/ait, 2013.
2. Malardalen WCET Research Group, "WCET Benchmarks," http://www.mrtc.mdh.se/projects/wcet, 2013.
3. UTDSP Benchmark Suite, http://www.eecg.toronto.edu/-corinna/DSP/infrastructure/UTDSP.tar.gz, 2013.
4. N. Bansal, A. Caprara, and M. Sviridenko, "Improved Approximation Algorithms for Multidimensional Bin Packing Problems," Proc. IEEE 47th Ann. Symp. Foundations of Computer Science (FOCS), 2006.
5. S. Baruah, "Partitioning Sporadic Task Systems Upon Memory-Constrained Multiprocessors," ACM Trans. Embedded Computing Systems, vol. 12, article 78, 2013.
6. S. Baruah and N. Fisher, "The Partitioned Multiprocessor Scheduling of Sporadic Task Systems," Proc. IEEE 26th Int'l Real-Time Systems Symp. (RTSS), pp. 321-329, 2005.
7. M. Bertogna, M. Cirinei, and G. Lipar, "Schedulability Analysis of Global Scheduling Algorithms on Multiprocessor Platforms," IEEE Trans. Parallel and Distributed Systems, vol. 20, no. 4, pp. 553-566, Apr. 2009.
8. C.-W. Chang, J.-J. Chen, T.-W. Kuo, and H. Falk, "Real-Time Partitioned Scheduling on Multi-Core Systems with Local and Global Memories," Proc. 18th Asia and South Pacific Design Automation Conf. (ASP-DAC), 2013.
9. C.-W. Chang, J.-J. Chen, W. Munawar, T.-W. Kuo, and H. Falk, "Partitioned Scheduling for Real-Time Tasks on Multiprocessor Embedded Systems with Programmable Shared SRAMs," Proc. ACM 10th Int'l Conf. Embedded Software (EMSOFT), 2012.
10. S. Chattopadhyay and A. Roychoudhury, "Scalable and Precise Refinement of Cache Timing Analysis via Model Checking," Proc. IEEE 32nd Real-Time Systems Symp. (RTSS), 2011.
11. J.-J. Chen, "Task Set Synthesis with Cost Minimization for Sporadic Real-Time Tasks," Proc. IEEE Real-Time Systems Symp. (RTSS), 2013.
12. J.-J. Chen and S. Chakraborty, "Resource Augmentation Bounds for Approximate Demand Bound Functions," Proc. IEEE Real-Time Systems Symp. (RTSS), pp. 272-281, 2011.
13. J.-J. Chen and S. Chakraborty, "Partitioned Packing and Scheduling for Sporadic Real-Time Tasks in Identical Multiprocessor Systems," Proc. 24th Euromicro Conf. Real-Time Systems (ECRTS), pp. 24-33, 2012.
14. Q. Chen, M. Guo, and Z. Huang, "Adaptive Cache Aware Bi-Tier Work-Stealing in Multi-Socket Multi-Core Architectures," IEEE Trans. Parallel and Distributed Systems, vol. 24, no. 12, pp. 2334-2343, Dec. 2013.
15. R.I. Davis and A. Burns, "A Survey of Hard Real-Time Scheduling for Multiprocessor Systems," ACM Computing Surveys, vol. 43, no. 4, article 35, Oct. 2011.
16. W.F. de la Vega and G.S. Lueker, "Bin Packing Can Be Solved Within 1+Epsilon in Linear Time," Combinatorica, vol. 1, no. 4, pp. 349-355, 1981.
17. G. Dosa, "The Tight Bound of First Fit Decreasing Bin-Packing Algorithm is FFDoI -11 9 OP ToI + 6 9," Proc. First Int'l Conf. Combinatorics, Algorithms, Probabilistic and Experimental Methodologies, pp. 1-11, 2007.
18. H. Falk and J.C. Kleinsorge, "Optimal Static WCET-Aware Scratchpad Allocation of Program Code," Proc. ACM/IEEE 46th Design Automation Conference (DAC), 2009.
19. M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness.W.H. Freeman, 1979.
20. P. Gepner and M.F. Kowalik, "Multi-Core Processors: New Way to Achieve High System Performance," Proc. Int'l Symp. Parallel Computing in Electrical Engineering (PARELEC), 2006.
21. J. Guo, M. Lai, Z. Pang, L. Huang, F. Chen, K. Dai, and Z. Wang "Hierarchical Memory System Design for a Heterogeneous Multi-Core Processor, Proc. ACM Symp. Applied Computing (SAC), 2008.
22. Y. Guo, Q. Zhuge, J. Hu, M. Qiu, and E.H.-M. Sha, "Optimal Data Allocation for Scratch-Pad Memory on Embedded Multi-Core Systems," Proc. Int'l Conf. Parallel Processing (ICPP), pp. 464-471, 2011.
23. Z. Huang, M. Zhu, and L. Xiao, "LvtPPP: Live-Time Protected Pseudo-Partitioning of Multi-Core Shared Caches," IEEE Trans. Parallel and Distributed Systems, vol. 24, no. 8, pp. 1622-1632, Aug. 2013.
24. J.A. Kahle, M.N. Day, H.P. Hofstee, C.R. Johns, T.R. Maeurer, and D. Shippy, "Introduction to the Cell Multiprocessor," IBM J. Research and Development, vol. 49, no. 4.5, pp. 589-604, 2005.
25. S. Kang and A.G. Dean, "Leveraging Both Data Cache and Scratchpad Memory through Synergetic Data Allocation," Proc. IEEE Real-Time and Embedded Technology and Applications Symp. (RTAS), 2012.
26. S. Kato, K. Lakshmanan, Y. Ishikawa, and R. Rajkumar, "Resource Sharing in GPU-Accelerated Windowing Systems," Proc. IEEE Real-Time and Embedded Technology and Applications Symp. (RTAS), 2011.
27. S. Kato, M. McThrow, C. Maltzahn, and S. Brandt, "Gdev: First-Class GPU Resource Management in the Operating System," Proc. USENIX Conf. Ann. Technical Conf. (ATC), 2012.
28. S. Kato, N. Yamasaki, and Y. Ishikawa., "Semi-Partitioned Scheduling of Sporadic Task Systems on Multiprocessors," Proc. 21st Euromicro Conf. Real-Time Systems (ECRTS), pp. 249-258, 2009.
29. T. Kelter, H. Falk, P. Marwedel, S. Chattopadhyay, and A. Roychoudhury, "Bus-Aware Multicore WCET Analysis through TDMA Offset Bounds," Proc. Euromicro Conf. Real-Time Systems (ECRTS), 2011.
30. C. Lee, M. Potkonjak, and W.H. Mangione-Smith, "Mediabench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems," Proc. IEEE/ACM Ann. Int'l Symp. Microarchitecture (MICRO), 1997.
31. K. Lim, J. Chang, T. Mudge, P. Ranganathan, S.K. Reinhardt, and T.F. Wenisch, "Disaggregated Memory for Expansion and Sharing in Blade Servers," Proc. 36th Ann. Int'l Symp. Computer Architecture (ISCA), pp. 267-278, 2009.
32. C.L. Liu and J.W. Layland, "Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment," J. ACM, vol. 20, no. 1, pp. 46-61, 1973.
33. W. Lunniss, S. Altmeyer, C. Maiza, and R.I. Davis, "Integrating Cache Related Pre-Emption Delay Analysis Into Edf Scheduling," Proc. IEEE 19th Real-Time and Embedded Technology and Applications Symp. (RTAS), 2013.
34. G. Memik, W.H. Mangione-Smith, and W. Hu, "Netbench: A Benchmarking Suite for Network Processors," Proc. IEEE/ACM Int'l Conf. Computer Aided Design (ICCAD), 2001.
35. M. Niemeier, A. Wiese, and S. Baruah, "Partitioned Real-Time Scheduling on Heterogeneous Shared-Memory Multiprocessors," Proc. 23rd Euromicro Conf. Real-Time Systems (ECRTS), 2011.
36. O. Ozturk, M. Kandemir, and I. Kolcu, "Shared Scratch-Pad Memory Space Management," Proc. Seventh Int'l Symp. Quality Electronic Design (ISQED), 2006.
37. A. Schranzhofer, J.-J. Chen, and L. Thiele, "Timing Analysis for TDMA Arbitration in Resource Sharing Systems," Proc. IEEE 16th Real-Time and Embedded Technology and Applications Symp. (RTAS), 2010.
38. T. Ungerer, F.J. Cazorla, P. Sainrat, G. Bernat, Z. Petrov, H. Casse, C. Rochange, E. Quinones, S. Uhrig, M. Gerdes, I. Guliashvili, M. Houston, F. Kluge, S. Metzlaff, J. Mische, M. Paolieri, and J. Wolf, "Mersa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability," Micro, vol. 30, pp. 66-75, 2010.
39. I. Wald, "Fast Construction of Sah Bvhs on the Intel Many Integrated Core (MIC) Architecture," IEEE Trans. Visualization and Computer Graphics, vol. 18, no. 1, pp. 47-57, Jan. 2012.
40. J. Whitham, R.I. Davis, N.C. Audsley, S. Altmeyer, and C. Maiza, "Investigation of Scratchpad Memory for Preemptive Multitasking," Proc. IEEE 33rd Real-Time Systems Symp. (RTSS), 2012.
41. G.J. Woeginger, "There is no Asymptotic PTAS for Two-Dimensional Vector Packing," Information Processing Letters, vol. 64, no. 6, pp. 293-294, 1997.
42. H. Yunz, G. Yaoz, R. Pellizzoni, M. Caccamo, and L. Sha, "Leveraging Both Data Cache and Scratchpad Memory through Synergetic Data Allocation," Proc. IEEE Real-Time and Embedded Technology and Applications Symp. (RTAS), 2013.
43. V. Zivojnovic, J.M. Velarde, C. Schlager, and H. Meyr, "DSPstone: A DSP-Oriented Benchmarking Methodology," Proc. Int'l Conf. Signal Processing and Technology (ICSPAT), 1994.