Scalable and precise refinement of cache timing analysis via model checking

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2011, Pages 193-203

  Chattopadhyay, Sudipta ^a   Roychoudhury, Abhik ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACT INTERPRETATIONS; ANALYSIS TIME; ANALYSIS TOOLS; CACHE ANALYSIS; EXECUTION TIME; HARD REAL-TIME SYSTEMS; MULTI-CORE PLATFORMS; PERFORMANCE ENHANCING; TIMING ANALYSIS; WORST-CASE EXECUTION TIME;

ABSTRACTING; INTERACTIVE COMPUTER SYSTEMS; MODEL CHECKING;

REAL TIME SYSTEMS;

EID: 84856554176     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2011.25     Document Type: Conference Paper

References (22)

1. M. Lv et. al. Combining abstract interpretation with model checking for timing analysis of multicore software. In RTSS, 2010.
2. X. Li et. al. Chronos: A timing analyzer for embedded software. Science of Computer Programming, 2007. http://www.comp.nus.edu.sg/~rpembed/chronos.
3. aiT AbsInt. http://www.absint.com/ait.
4. WCET benchmarks. http://www.mrtc.mdh.se/projects/wcet/benchmarks.html.
5. Y-T. S. Li, S. Malik, and A. Wolfe. Performance estimation of embedded software with instruction cache modeling. ACM Trans. Des. Autom. Electron. Syst., 4(3), 1999.
6. H. Theiling, C. Ferdinand, and R. Wilhelm. Fast and precise WCET prediction by separated cache and path analyses. Real- Time Systems, 18(2/3), 2000.
7. C.G. Lee et. al. Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Trans. Comput., 47(6), 1998.
8. H. S. Negi, T. Mitra, and A. Roychoudhury. Accurate estimation of cache-related preemption delay. In CODES+ISSS, 2003.
9. Y. Tan and V.J. Mooney. Integrated intra- and inter-task cache analysis for preemptive multi-tasking real-time systems. In SCOPES, 2004.
10. S. Altmeyer and C. Burguiere. A new notion of useful cache block to improve the bounds of cache-related preemption delay. In ECRTS, 2009.
11. S. Altmeyer, C. Maiza, and J. Reineke. Resilience analysis: tightening the CRPD bound for set-associative caches. In LCTES, 2010.
12. Y. Li et. al. Timing analysis of concurrent programs running on shared cache multi-cores. In RTSS, 2009.
13. J. Yan and W. Zhang. WCET analysis for multi-core processors with shared l2 instruction caches. In RTAS, 2008.
14. D. Hardy, T. Piquet, and I. Puaut. Using bypass to tighten WCET estimates for multi-core processors with shared instruction caches. In RTSS, 2009.
15. R. Wilhelm. Why AI + ILP is good for WCET, but MC is not, nor ILP alone. In VMCAI, 2004.
16. A. Metzner. Why model checking can improve WCET analysis. In CAV, 2004.
17. A. E. Dalsgaard et. al., 2011. Metamoc: Modular execution time analysis using model checking.
18. L. Ju et. al. Performance debugging of Esterel specification. In CODES+ISSS, 2008.
19. E. Clarke, D. Kroening, and F. Lerda. A tool for checking ANSI-C programs. In TACAS, 2004.
20. E. Clarke et. al. Bounded model checking using satisfiability solving. Form. Methods Syst. Des., 19, 2001.
21. G. Balakrishnan et. al. Model checking x86 executables with codesurfer/x86 and wpds++. In CAV, 2005.
22. B. K. Huynh, L. Ju, and A. Roychoudhury. Scope-aware data cache analysis for WCET estimation. In RTAS, 2011.