Investigation of scratchpad memory for preemptive multitasking

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2012, Pages 3-13

  Whitham, Jack ^a   Davis, Robert I ^a   Audsley, Neil C ^a   Altmeyer, Sebastian ^b   Maiza, Claire ^c  

^a UNIVERSITY OF YORK   (United Kingdom)

^b SAARLAND UNIVERSITY   (Germany)

^c VERIMAG   (France)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC PARTITIONING; EXTERNAL MEMORY; LOCAL MEMORIES; MULTITASKING SYSTEMS; PREEMPTIVE MULTITASKING; SCHEDULABILITY; SCRATCH PAD MEMORY; SCRATCHPAD; WORST CASE RESPONSE TIME;

COSTS; LOADING; MULTITASKING; REAL TIME SYSTEMS;

CACHE MEMORY;

EID: 84874344328     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTSS.2012.54     Document Type: Conference Paper

References (31)

1. J. L. Hennessy and D. A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach. San Francisco, CA, USA: Morgan Kaufmann Publishers Inc., 2006.
2. J. Whitham and N. Audsley, "Investigating average versus worst-case timing behavior of data caches and data scratchpads," in Proc. ECRTS, 2010, pp. 165-174.
3. S. Steinke, L. Wehmeyer, B. Lee, and P. Marwedel, "Assigning program and data objects to scratchpad for energy reduction," in Proc. DATE. Washington, DC, USA: IEEE Computer Society, 2002, p. 409.
4. J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, "Introduction to the cell multiprocessor," IBM J. R&D, vol. 49, no. 4/5, pp. 589-604, 2005.
5. I. Puaut and C. Pais, "Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison," in Proc. DATE, 2007, pp. 1484-1489.
6. V. Suhendra, T. Mitra, A. Roychoudhury, and T. Chen, "WCET Centric Data Allocation to Scratchpad Memory," in Proc. RTSS, 2005, pp. 223-232.
7. B. Lickly, I. Liu, S. Kim, H. D. Patel, S. A. Edwards, and E. A. Lee, "Predictable programming on a precision timed architecture," in Proc. CASES, 2008, pp. 137-146.
8. S. Metzlaff, I. Guliashvili, S. Uhrig, and T. Ungerer, "A dynamic instruction scratchpad memory for embedded processors managed by hardware," in Proc. ARCS, 2011, pp. 122-134.
9. M. Verma, K. Petzold, L. Wehmeyer, H. Falk, and P. Marwedel, "Scratchpad sharing strategies for multiprocess embedded systems: A first approach," in Proc. ESTImedia, 2005, pp. 115-120.
10. J. Whitham and N. Audsley, "Explicit Reservation of Local Memory in a Predictable, Preemptive Multitasking Real-time System," in Proc. RTAS, 2012.
11. C.-G. Lee, J. Hahn, Y.-M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, and C. S. Kim, "Analysis of cache-related preemption delay in fixed-priority preemptive scheduling," IEEE Trans.comput., vol. 47, no. 6, pp. 700-713, Jun. 1998.
12. J. V. Busquets-Mataix, J. J. Serrano, R. Ors, P. Gil, and A. Wellings, "Adding instruction cache effect to schedulability analysis of preemptive real-time systems," in Proc. RTAS, 1996, pp. 204-212.
13. Y. Tan and V. Mooney, "Timing analysis for preemptive multitasking real-time systems with caches," ACM Trans. Embed.comput. Syst., vol. 6, no. 1, Feb. 2007.
14. J. Staschulat, S. Schliecker, and R. Ernst, "Scheduling analysis of realtime systems with precise modeling of cache related preemption delay," in Proc. ECRTS, 2005, pp. 41-48.
15. S. Altmeyer and C. Maiza, "Cache-related preemption delay via useful cache blocks: Survey and redefinition," Journal of Systems Architecture, vol. 57, pp. 707-719, 2010.
16. S. Altmeyer, R. Davis, and C. Maiza, "Cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems," in Proc. RTSS, 2011, pp. 261-271.
17. -, "Improved cache related pre-emption delay aware response time analysis for fixed priority pre-emptive systems," Real-Time Systems, vol. 48, pp. 499-526, 2012. [Online]. Available: http://dx.doi.org/10.1007/s11241- 012-9152-2
18. N. Audsley, A. Burns, M. Richardson, K. Tindell, and A. Wellings, "Applying new scheduling theory to static priority pre-emptive scheduling," Software Engineering Journal, vol. 8, no. 5, pp. 284-292, 1993.
19. R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand, "Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems," IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 28, no. 7, pp. 966-978, 2009.
20. M. D. Hill and A. J. Smith, "Evaluating associativity in cpu caches," IEEE Trans.comput., vol. 38, no. 12, pp. 1612-1630, Dec. 1989.
21. R. I. Davis, A. Burns, R. J. Bril, and J. J. Lukkien, "Controller area network (can) schedulability analysis: Refuted, revisited and revised," Real-Time Syst., vol. 35, no. 3, pp. 239-272, Apr. 2007.
22. R. I. Davis, A. Zabos, and A. Burns, "Efficient exact schedulability tests for fixed priority real-time systems," IEEE Trans.comput., vol. 57, no. 9, pp. 1261-1276, Sep. 2008. [Online]. Available: http://dx.doi.org/10.1109/ TC.2008.66
23. AbsInt Angewandte Informatik GmbH, "aiT Worst-Case Execution Time Analyzers," http://www.absint.com/ait/, 2012.
24. B. Bhat and F. Mueller, "Making dram refresh predictable," Real-Time Syst., vol. 47, no. 5, pp. 430-453, Sep. 2011. [Online]. Available: http://dx.doi.org/10.1007/s11241-011-9129-6
25. J. Gustafsson, A. Betts, A. Ermedahl, and B. Lisper, "The Malardalen WCET Benchmarks-Past, Present and Future," in Proc. WCET, July 2010. [Online]. Available: http://www.mrtc.mdh.se/index.phpchoice=publications&id= 2284
26. D. Seal, ARM Architecture Reference Manual. Boston, MA, USA: Addison-Wesley Longman Publishing Co., Inc., 2000.
27. E. Bini and G. C. Buttazzo, "Measuring the performance of schedulability tests," Real-Time Syst., vol. 30, no. 1-2, pp. 129-154, May 2005.
28. A. Bastoni, B. Brandenburg, and J. Anderson, "Cache-Related Preemption and Migration Delays: Empirical Approximation and Impact on Schedulability," in Proc. OSPERT, 2010, pp. 33-44.
29. X. Vera, B. Lisper, and J. Xue, "Data cache locking for tight timing calculations," Trans. on Embedded Computing Sys., vol. 7, no. 1, pp. 1-38, 2007.
30. H. Takase, H. Tomiyama, and H. Takada, "Partitioning and allocation of scratch-pad memory for priority-based preemptive multi-task systems," in Proc. DATE, 2010, pp. 1124-1129.
31. T. P. Baker, "Stack-based scheduling of real-time processes," Real-Time Syst., vol. 3, no. 1, pp. 67-100, 1991.