Timing analysis for TDMA arbitration in resource sharing systems

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2010, Pages 215-224

  Schranzhofer, Andreas ^a   Chen, Jian Jia ^a   Thiele, Lothar ^a  

^a ETH ZURICH   (Switzerland)

Author keywords

Real time systems; Time division multiple access (TDMA); Worst case timing analysis

Indexed keywords

ACCESS MODELS; COMPLETION TIME; COMPUTATION POWER; COMPUTATION TIME; COMPUTING SYSTEM; HYBRID-ACCESS; MAIN MEMORY; MULTICORE ARCHITECTURES; MULTIPROCESSOR SYSTEMS ON CHIPS; PROCESSING ELEMENTS; REAL-TIME TASKS; REAL-WORLD APPLICATION; RESOURCE SHARING SYSTEMS; SHARED RESOURCES; THREE MODELS; TIMING ANALYSIS;

MICROPROCESSOR CHIPS; TIME DIVISION MULTIPLE ACCESS; TIME MEASUREMENT;

REAL TIME SYSTEMS;

EID: 77953862527     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2010.24     Document Type: Conference Paper

References (17)

1. A. Andrei, P. Eles, Z. Peng, and J. Rosen. Predictable implementation of real-time applications on multiprocessor systems-on-chip. In VLSID, pages 103-110, 2008.
2. S. Edwards and E. Lee. The case for the precision timed (PRET) machine. Technical Report UCB/EECS-2006-149, EECS Department, University of California, Berkeley, November 17 2006.
3. A. Ferrari, M. D. Natale, G. Gentile, G. Reggiani, and P. Gai. Time and memory tradeoffs in the implementation of AUTOSAR components. In DATE, pages 864-869, Apr 2009.
4. R. Graham. Bounds on multiprocessing timing anomalies. SIAM Journal on Applied Mathematics, 17:263-269, 1969.
5. R. Graham. Bounds on the performance of scheduling algorithms. In Computer and Job Scheduling Theory, pages 165-227. John Wiley and Sons, 1976.
6. N. Guan, M. Stigge, W. Yi, and G. Yu. Cache-aware scheduling and analysis for multi-cores. In EMSOFT, pages 245-254, October 2009.
7. Y. Li, V. Suhendra, Y. Liang, T. Mitra, and A. Roychoudhury. Timing analysis of concurrent programs running on shared cache multi-cores. In RTSS, 2009.
8. M. Negrean, S. Schliecker, and R. Ernst. Response-time analysis of arbitrarily activated tasks in multiprocessor systems with shared resources. In DATE, pages 524-529, April 2009.
9. R. Pellizzoni, B. D. Bui, M. Caccamo, and L. Sha. Coscheduling of CPU and I/O transactions in COTS-based embedded systems. In RTSS, pages 221-231, Dec 2008.
10. R. Pellizzoni and M. Caccamo. Impact of peripheralprocessor interference on WCET analysis of real-time embedded systems. IEEE TOC, pages 400-415, March 2010.
11. J. Rosen, A. Andrei, P. Eles, and Z. Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In RTSS, pages 49-60, 2007.
12. S. Schliecker, M. Ivers, and R. Ernst. Integrated analysis of communicating tasks in MPSoCs. In CODES+ISSS, pages 288-293, 2006.
13. S. Schliecker, M. Negrean, G. Nicolescu, P. Paulin, and R. Ernst. Reliable performance analysis of a multicore multithreaded system-on-chip. In CODES/ISSS, pages 161-166, 2008.
14. H. Theiling, C. Ferdinand, and R. Wilhelm. Fast and precise WCET prediction by separate cache and path analyses. Real-Time Systems, 18(2/3), May 2000.
15. M. A. Trick. Scheduling multiple variable-speed machines. Operations Research, 42:234-248, 1994.
16. R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand. Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-critical Embedded Systems. TCAD, 28(7):966-978, July 2009.
17. J. Yan and W. Zhang. WCET analysis for multi-core processors with shared L2 instruction caches. In RTAS, pages 80-89, 2008.