Leveraging both data cache and scratchpad memory through synergetic data allocation

Real-Time Technology and Applications - Proceedings

Volumn , Issue , 2012, Pages 119-128

  Kang, Sangyeol ^a   Dean, Alexander G ^a  

^a North Carolina State University   (United States)

Author keywords

Data Allocation; Data Cache; Inter task Cache Pollution; Scratchpad Memory

Indexed keywords

ACCESS LATENCY; CACHE MISS; CACHE PERFORMANCE; CACHE POLLUTION; DATA ALLOCATION; DATA CACHES; DATA MEMORY; DYNAMIC CONTENT; FAST MEMORY; HARDWARE PLATFORM; REAL TIME OPERATING SYSTEM; REAL-TIME EMBEDDED SYSTEMS; SCRATCH PAD MEMORY; SENSITIVE DATAS;

COMPUTER OPERATING SYSTEMS; HEURISTIC METHODS;

CACHE MEMORY;

EID: 84862014220     PISSN: 10801812     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTAS.2012.22     Document Type: Conference Paper

References (26)

1. C.-G. Lee, H. Hahn, Y.-M. Seo, S. L. Min, R. Ha, S. Hong, C. Y. Park, M. Lee, and C. S. Kim, "Analysis of cache-related preemption delay in fixed-priority preemptive scheduling," Computers, IEEE Transactions on, vol. 47, no. 6, pp. 700-713, jun 1998.
2. H. S. Negi, T. Mitra, and A. Roychoudhury, "Accurate estimation of cache-related preemption delay," in Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, ser. CODES+ISSS '03. New York, NY, USA: ACM, 2003, pp. 201-206.
3. H. Ramaprasad and F. Mueller, "Bounding worst-case data cache behavior by analytically deriving cache reference patterns," in Real Time and Embedded Technology and Applications Symposium, 2005. RTAS 2005. 11th IEEE, 7-10 2005, pp. 148 - 157.
4. -, "Bounding preemption delay within data cache reference patterns for real-time tasks," in Real-Time and Embedded Technology and Applications Symposium, 2006. Proceedings of the 12th IEEE, april 2006, pp. 71 - 80.
5. S. Altmeyer and C. Burguiere, "A new notion of useful cache block to improve the bounds of cache-related preemption delay," in Real-Time Systems, 2009. ECRTS '09. 21st Euromicro Conference on, july 2009, pp. 109-118.
6. R. Banakar, S. Steinke, B.-S. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad memory: design alternative for cache on-chip memory in embedded systems," in CODES '02: Proceedings of the tenth international symposium on Hardware/software codesign. New York, NY, USA: ACM, 2002, pp. 73-78.
7. S. Steinke, L. Wehmeyer, B.-S. Lee, and P. Marwedel, "Assigning program and data objects to scratchpad for energy reduction," in Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings, 2002, pp. 409-415.
8. M. J. Absar and F. Catthoor, "Compiler-based approach for exploiting scratch-pad in presence of irregular array access," in Proceedings of the conference on Design, Automation and Test in Europe - Volume 2, ser. DATE '05. Washington, DC, USA: IEEE Computer Society, 2005, pp. 1162-1167.
9. J. Absar and F. Catthoor, "Analysis of scratch-pad and data-cache performance using statistical methods," in Design Automation, 2006. Asia and South Pacific Conference on, 2006, pp. 820-825.
10. S. Mamagkakis, D. Atienza, C. Poucet, F. Catthoor, D. Soudris, and J. Mendias, "Custom design of multi-level dynamic memory management subsystem for embedded systems," in Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on, oct. 2004, pp. 170 - 175.
11. O. Avissar, R. Barua, and D. Stewart, "Heterogeneous memory management for embedded systems," in CASES '01: Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems. New York, NY, USA: ACM, 2001, pp. 34-43.
12. V. Suhendra, T. Mitra, A. Roychoudhury, and T. Chen, "WCET centric data allocation to scratchpad memory," in Real-Time Systems Symposium, 2005. RTSS 2005. 26th IEEE International, 8-8 2005, pp. 10 pp. -232.
13. J.-F. Deverge and I. Puaut, "WCET-directed dynamic scratchpad memory allocation of data," in Real-Time Systems, 2007. ECRTS '07. 19th Euromicro Conference on, 4-6 2007, pp. 179-190.
14. R. Ghattas, G. Parsons, and A. Dean, "Optimal unified data allocation and task scheduling for real-time multi-tasking systems," in Real Time and Embedded Technology and Applications Symposium, 2007. RTAS '07. 13th IEEE, 3-6 2007, pp. 168-182.
15. S. Kang and A. G. Dean, "DARTS: Techniques and tools for predictably fast memory using integrated data allocation and real-time task scheduling," in Real-Time and Embedded Technology and Applications Symposium (RTAS), 2010 16th IEEE, 12-15 2010, pp. 333-342.
16. D. Kirk, "SMART (strategic memory allocation for realtime) cache design," in Real Time Systems Symposium, 1989., Proceedings., 5-7 1989, pp. 229-237.
17. D. Kirk and J. Strosnider, "SMART (strategic memory allocation for real-time) cache design using the mips r3000," in Real-Time Systems Symposium, 1990. Proceedings., 11th, Dec 1990, pp. 322-330.
18. F. Mueller, "Compiler support for software-based cache partitioning," SIGPLAN Not., vol. 30, pp. 125-133, November 1995.
19. I. Puaut and D. Decotigny, "Low-complexity algorithms for static cache locking in multitasking hard real-time systems," in Real-Time Systems Symposium, 2002. RTSS 2002. 23rd IEEE, 2002, pp. 114 - 123.
20. I. Puaut and C. Pais, "Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison," in Design, Automation Test in Europe Conference Exhibition, 2007. DATE '07, 16-20 2007, pp. 1-6.
21. S. Ghosh, M. Martonosi, and S. Malik, "Cache miss equations: an analytical representation of cache misses," in ICS '97: Proceedings of the 11th international conference on Supercomputing. New York, NY, USA: ACM, 1997, pp. 317-324.
22. M. Verma, L. Wehmeyer, and P. Marwedel, "Cache-aware scratchpad allocation algorithm," in Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, vol. 2, 16-20 2004, pp. 1264 - 1269 Vol.2.
23. P. Panda, N. Dutt, and A. Nicolau, "Efficient utilization of scratch-pad memory in embedded processor applications," in European Design and Test Conference, 1997. ED TC 97. Proceedings, 17-20 1997, pp. 7-11.
24. P. R. Panda, N. D. Dutt, and A. Nicolau, "On-chip vs. off-chip memory: the data partitioning problem in embedded processor-based systems," ACM Transactions on Design Automation and Electronic Systems, vol. 5, no. 3, pp. 682-704, 2000.
25. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown, "Mibench: A free, commercially representative embedded benchmark suite," in Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop on, dec. 2001, pp. 3 - 14.
26. The FreeRTOS Project, http://www.freertos.org.