TRIPS: A Polymorphous Architecture for Exploiting ILP, TLP, and DLP

ACM Transactions on Architecture and Code Optimization

Volumn 1, Issue 1, 2004, Pages 62-93

  Sankaralingam, Karthikeyan ^a   Nagarajan, Ramadass ^a   Liu, Haiming ^a   Kim, Changkyu ^a   Huh, Jaehyuk ^a   Ranganathan, Nitya ^a   Burger, Doug ^a   Keckler, Stephen W ^a   Mc donald, Robert G ^a   Moore, Charles R ^a  

^a University of Texas at Austin   (United States)

Author keywords

Computer Architecture; Computer Systems; Configurable Computing; High Performance Computing; ScAlable

Indexed keywords

EID: 84905483003     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/980152.980156     Document Type: Article

References (45)

1. Albonesi, D. 1998. Dynamic ipc/clock rate optimization. In 25th International Symposium on Computer Architecture, 282-292.
2. Arvind and Nikhil, R. S. 1990. Executing a program on the MIT tagged-token dataflow architecture. IEEE Transactions on Computing 39, 3 (Mar.), 300-318.
3. Barroso, L. A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., and Verghese, B. 2000. Piranha: A scalable architecture based on single-chip multiprocessing. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 282-293.
4. Baumgarte, V., May, F., Nückel, A., Vorbach, M., and Weinhardt, M. 2001. PACT XPP—A self-reconfigurable data processing architecture. In 1st International Conference on Engineering of Reconfigurable Systems and Algorithms.
5. Casçaval, C., Castaos, J., Ceze, L., Denneau, M., Gupta, M., Lieber, D., Moreira, J. E., Strauss, K. Jr., 2002. Evaluation of multithreaded architecture for cellular computing. In Proceedings of the 8th International Symposium on High Performance Computer Architecture, 311-322.
6. Chang, P. P., Mahlke, S. A., Chen, W. Y., Warter, N. J., and Mei W., Hwu, W. 1991. IMPACT: An architectural framework for multiple-instruction-issue processors. In Proceedings of the 18th Annual International Symposium on Computer Architecture, 266-275.
7. Cintra, M., Martínez, J. F., and Torrellas, J. 2000. Architectural support for scalable speculative parallelization in shared-memory multiprocessors. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 13-24.
8. Ebeling, C., Cronquist, D. C., and Franklin, P. 1997. Configurable computing: The catalyst for high-performance architectures. In International Conference on Application-Specific Systems, Architectures, and Processors, 364-372.
9. Espasa, R., Ardanaz, F., Emer, J., Felix, S., Gago, J., Gramunt, R., Hernandez, I., Juan, T., Lowney, G., Mattina, M., and Seznec, A. 2002. Tarantula: A vector extension to the alpha architecture. In Proceedings ofISCA-29, 281-292.
10. Fernando, R. and Kilgard, M. J. 2003. The Cg Tutorial. Addison-Wesley, Reading, MA.
11. Goldstein, S. C., Schmit, H., Budiu, M., Cadambi, S., Moe, M., and Taylor, R. 2000. Piperench: A reconfigurable architecture and compiler. IEEE Computer 33, 4 (April), 70-77.
12. Hao, E., Chang, P., Evers, M., and Patt, Y. 1996. Increasing the instruction fetch rate via block-structured instruction set architectures. In Proceedings of MICRO-29, 191-200.
13. Hwu, W. and Patt, Y. 1986. Hpsm, a high performance restricted data flow architecture having minimal functionally. in Proceedings of the International Symposium on Computer Architecture, 297-306.
14. Jacobson, Q., Bennett, S., Sharma, N., and Smith, J. E. 1997. Control flow speculation in multiscalar processors. in Proceedings of the 3rd International Symposium on High Performance Computer Architecture, 218-229.
15. Kang, Y., Huang, W., Yoo, S.-M., Keen, D., Ge, Z., Lam, V., Pattnaik, P., and Torrellas, J. 1999. FlexRAM: Toward an advanced intelligent memory system. in International Conference on Computer Design, 192-201.
16. Kathail, V., Schlansker, M., and Rau., B. R. 2000. HPL-PD architecture specification: Version 1.1. Tech. Rep. HPL-93-80(R.1), Hewlett-Packard Laboratories.
17. Kessler, R. 1999. The alpha 21264 microprocessor. IEEE Micro 19, 2 (March/April), 24-36.
18. Khailany, B., Dally, W. J., Rixner, S., Kapasi, Ü. J., Mattson, P., Namkoong, J., Owens, J. D., Towles, B., and Chang, A. 2001. Imagine: Media processing with streams. IEEE Micro 21, 2 (March/April), 35-46.
19. Kim, C., Burger, D., and Keckler, S. W. 2002. An Adaptive, Non-uniform cache structure for wire-delay dominated on-chip caches. In Proceedings of ASPLOS-10, 211-222.
20. Kim, H.-S. and Smith, J. E. 2002. An instruction set and microarchitecture for instruction level distributed processing. in Proceedings of the 29th International Symposium on Computer Architecture, 71-82.
21. Lee, C., Potkonjak, M., and Mangione-Smith, W. H. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. in International Symposium on Microarchitecture, 330-335.
22. Li, H., Cher, C.-Y., Vijaykumar, T., and Roy, K. 2003. Vsv: L2-miss-driven variable supply-voltage scaling for low power. In 36th Annual International Symposium on Microarchitecture, 19-28.
23. Mahlke, S. A., Lin, D. C., Chen, W. Y., Hank, R. E., and Bringmann, R. A. 1992. Effective Compiler Support for Predicated Execution Using the Hyperblock. In Proceedings of MICRO-25, 4554.
24. Mai, K., Paaske, T., Jayasena, N., Ho, R., Dally, W. J., and Horowitz, M. 2000. Smart memories: A modular reconfigurable architecture. In Proceedings of ISCA-27, 161-171.
25. Melvin, S. and Patt, Y. 1989. Performance benefits of large execution atomic units in dynamically scheduled machines. in 3rd International Conference on Supercomputing, 427-432.
26. Nagarajan, R., Sankaralingam, K., Burger, D., and Keckler, S. W. 2001. A design space evaluation of grid processor architectures. In Proceedings of MICRO-34, 40-51.
27. Oskin, M., Chong, F. T., and Sherwood, T. 1998. Active pages: A computation model for intelligent memory. In Proceedings of the 25th International Symposium on Computer Architecture, 192-203.
28. Ranganathan, N. and Franklin, M. 1998. The pews microarchitecture: Reducing complexity through data dependence based decentralization. Microprocessors and Microsystems 22, 6 (November), 333-343.
29. Ranganathan, N., Nagarajan, R., Burger, D., and Keckler, S. W. 2002. Combining hyperblocks and exit prediction to increase front-end bandwidth and performance. Tech. Rep. TR-02-41, Department of Computer Sciences, The University of Texas at Austin.
30. Rau, B. R. and Fisher, J. A. 1993. Instruction-level parallel processing: History, overview, and perspective. Journal of Supercomputing 7, 9-50.
31. Rixner, S., Dally, W. J., Kapasi, U. J., Khailany, B., Lopez-Lagunas, A., Mattson, P. R., and Owens, J. D. 1998. A bandwidth-efficient architecture for media processing. In Proceedings on the 31st International Symposium on Microarchitecture, 3-13.
32. Sankaralingam, K., Keckler, S. W., Mark, W. R., and Burger, D. 2003. Universal mechanisms for data-parallel architectures. In Proceedings of MICRO-36, 303-314.
33. Semeraro, G., Albonesi, D., Dropsho, S., Magklis, G., Dwarkadas, S., and Scott, M. 2002. Dynamic frequency and voltage control for a multiple clock domain microarchitecture. In 35th International Symposium on Microarchitecture, 356-367.
34. Sethumadhavan, S., Desikan, R., Burger, D., Moore, C. R., and Keckler, S. W. 2003. Scalable memory disambiguation for high ilp processors. In 36th International Symposium on Microarchitecture, 399-410.
35. Sherwood, T., Perelman, E., Hamerly, G., and Calder, B. 2002. Automatically characterizing large scale program behavior. In International Conference on Architectural Support for Programming Languages and Operating Systems, 45-57.
36. Sohi, G. S., Breach, S. E., and Vijaykumar, T. N. 1995. Multiscalar processors. In Proceedings of the 22nd International Symposium on Computer Architecture, 414-425.
37. Steffan, J. G., Colohan, C. B., Zhai, A., and Mowry, T. C. 2000. A scalable approach to thread-level speculation. In Proceedings of the 27th Annual International Symposium on Computer Architecture, 1-12.
38. Sterling, T. L. and Zima, H. P. 2002. The gilgamesh MIND processor-in-memory architecture for petaflops-scale computing. In International Symposium on High Performance Computing, 1-5.
39. Swanson, S., Michelson, K., Schwerin, A., and Oskin, M. 2003. Wavescalar. In 36th Annual International Symposium on Microarchitecture, 291-302.
40. Talla, D., John, L., and Burger, D. 2003. Bottlenecks in multimedia processing with SIMD style extensions and architectural enhancements. IEEE Transactions on Computers 52, 8, 35-46.
41. Tendler, J. M., Dodson, J. S., Fields, J., Le, H., and Sinharoy, B. 2001. POWER4 system microarchitecture. IBM Journal of Research and Development 26, 1 (Jan), 5-26.
42. TMS320C54X. DSP Reference Set, Volume 2: Mnemonic Instruction Set, Literature Number: SPRU172C, March 2001.
43. Tullsen, D. M., Eggers, S. J., and Levy, H. M. 1995. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of ISCA-22, 392-403.
44. Waingold, E., Taylor, M., Srikrishna, D., Sarkar, V., Lee, W., Lee, V., Kim, J., Frank, M., Finch, P., Barua, R., Babb, J., Amarasinghe, S., and Agarwal, A. 1997. Baring it all to software: RAW machines. IEEE Computer 30, 9 (Sept), 86-93.
45. XILINX. 2003 Virtex-II Pro X Platform FPGAs: Introduction and Overview.