The PEWs microarchitecture: Reducing complexity through data-dependence based decentralization

Microprocessors and Microsystems

Volumn 22, Issue 6, 1998, Pages 333-343

  Ranganathan, Narayan ^a   Franklin, Manoj ^b,c,d  

^a South   (United States)

^b UNIVERSITY OF MARYLAND   (United States)

^c University of Wisconsin   (United States)

^d CRAY INC   (United States)

Author keywords

Decentralization; Dynamic scheduling; Hardware window; Instruction level parallelism (ILP); Speculative execution

Indexed keywords

COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; DATA PROCESSING; PARALLEL PROCESSING SYSTEMS;

INSTRUCTION LEVEL PARALLELISM (ILP) TECHNIQUE;

MICROPROCESSOR CHIPS;

EID: 0032207001     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(98)00089-1     Document Type: Article

References (15)

1. P. Dubey, K. O'Brien, K. M. O'Brien, C. Barton, Single-program speculative multiheading (SPSM) architecture: compiler-assisted fine-grained multireading, in: Proceedings of the International Conference on Parallel Architecture and Compilation Techniques (PACT '95), 1995.
2. S. Dutta, M. Franklin, Control flow prediction with tree-like subgraphs for superscalar processors, in: Proceedings of the 28th International Symposium on Microarchitecture, 1995, pp. 258-263.
3. K.I. Farkas, P. Chow, N.P. Jouppi, Z. Vranesic, The multicluster architecture: reducing cycle time through partitioning, in: Proceedings of the 30th International Symposium on Microarchitecture, 1997, pp. 149-159.
4. M. Franklin, G.S. Sohi, Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors, in: Proceedings of the 25th International Symposium on Microarchitecture, 1992, pp. 236-245.
5. M. Franklin, The multiscalar architecture, Ph.D. Thesis, Technical Report TR 1196, Computer Sciences Department, University of Wisconsin-Madison, 1993.
6. M. Franklin, G.S. Sohi, ARB: a hardware mechanism for dynamic reordering of memory operations, IEEE Trans. Computers 45 (5 (May)) (1996) 552-571.
7. G.A. Kemp, M. Franklin, PEWs: a decentralized dynamic scheduler for ILP processing, in: Proceedings of the International Conference on Parallel Processing, vol. I, 1996.
8. MIPS Technologies, Inc., R10000 Microprocessor User's Manual, Version 1.1, January 1996.
9. S. Palacharla, N.P. Jouppi, J. E. Smith, in: Complexity-effective superscalar processors, in: Proceedings of the 24th Annual International Symposium on Computer Architecture, 1997.
10. E. Rotenberg, S. Bennett, J.E. Smith, Trace cache: a low latency approach to high bandwidth instruction fetching, in: Proceedings of the 29th International Symposium on Microarchitecture (MICRO-29), 1996. pp. 24-34.
11. E. Rotenberg, Q. Jacobson, Y. Sazeides, J.E. Smith, Trace processors, in: Proceedings of the 30th International Symposium on Microarchitecture (Micro-30), 1997, pp. 138-148.
12. G.S. Sohi, S.E. Breach, T.N. Vijaykumar, Multiscalar processors, in: Proceedings of the 22nd International Symposium on Computer Architecture, 1995, pp. 414-425.
13. R.M. Tomasulo, An efficient algorithm for exploiting multiple artihmetic units, IBM J. Res. Dev. January (1967) 25-33.
14. J.-Y. Tsai, P.-C. Yew, The superthreaded architecture: thread pipe-lining with run-time data dependence checking and control speculation, in: Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT '96), 1996, pp. 35-46.
15. S. Vajapeyam, T. Mitra, Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences, in: Proceedings of the 24th Annual International Symposium on Computer Architecture, 1997.