WaveScalar

Proceedings of the Annual International Symposium on Microarchitecture, MICRO

Volumn 2003-January, Issue , 2003, Pages 291-302

  Swanson, S ^a   Michelson, K ^a   Schwerin, A ^a   Oskin, M ^a  

^a UNIVERSITY OF WASHINGTON   (United States)

Author keywords

Availability; Complexity theory; Costs; Instruction sets; Intelligent systems; Parallel processing; Process design; Silicon; Space technology; Switching circuits

Indexed keywords

AVAILABILITY; CHOPPERS (CIRCUITS); COSTS; DATA FLOW ANALYSIS; DESIGN; INTEGRATED CIRCUIT DESIGN; INTELLIGENT SYSTEMS; MEMORY ARCHITECTURE; PARALLEL PROCESSING SYSTEMS; PROCESS DESIGN; SEMANTICS; SILICON; SWITCHING CIRCUITS;

APPLICATION PERFORMANCE; COMPLEXITY THEORY; DATA-FLOW ARCHITECTURES; INSTRUCTION SET; INSTRUCTION SET ARCHITECTURE; MEDIABENCH APPLICATIONS; PARALLEL PROCESSING; SPACE TECHNOLOGIES;

COMPUTER ARCHITECTURE;

EID: 84944392428     PISSN: 10724451     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MICRO.2003.1253203     Document Type: Conference Paper

References (54)

1. V. Agarwal, M. S. Hrishikesh, S. W. Keckler, and D. Burger, "Clock rate versus IPC: The end of the road for conventional microarchitectures," in International Symposium on Computer Architecture, 2000.
2. T. M. Austin, "DIVA: A reliable substrate for deep submicron microarchitecture design," in International Symposium on Microarchitecture, 1999.
3. R. Nagarajan, K. Sankaralingam, D. Burger, and S. Keckler, "A design space evaluation of grid processor architectures," in International Symposium on Microarchitecture, 2001.
4. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Argarwal, "Baring it all to software: Raw machines," IEEE Computer, vol. 30, no. 9, 1997.
5. K. Mai, T. Paaske, N. Jayasena, R. Ho, W. Dally, and M. Horowitz, "Smart memories: A modular reconfigurable architecture," in International Symposium on Computer Architecture, 2002.
6. J. B. Dennis, "A preliminary architecture for a basic dataflow processor," in Proceedings of the International Symposium on Computer Architecture, 1975.
7. A. H. Veen, The Misconstrued Semicolon: Reconciling Imperative Languages and Dataflow Machines. Mathematish Centrum, 1980.
8. S. Allan and A. Oldehoeft, "A flow analysis procedure for the translation of high-level languages to a data flow language," IEEE Transactions on Computers, vol. 29, no. 9, 1980.
9. K. Sankaralingam, R. Nagarajan, H. Liu, C. Kim, J. Huh, D. Burger, S. Keckler, and C. Moore, "Exploiting ILP, TLP, and DLP with the polymorphous trips architecture," in International Symposium on Computer Architecture, 2003.
10. W. Lee et al., "Space-time scheduling of instruction-level parallelism on a Raw machine," in International Conference on Architectural Support for Programming Languages and Operating Systems, 1998.
11. W. Hunt, "Introduction: Special issue on microprocessor verification," in Formal Methods in System Design, Kluwer Academic Publishers, 2002.
12. L. Gwennap, "Digital 21264 sets new standard," Microprocessor Report, vol. 10, October 1996.
13. "Map-ca datasheet," June 2001. Equator Technologies.
14. H. Sharangpani, "Intel Itanium processor core," in Hot-Chips, 2000.
15. H.-S. Kim and J. E. Smith, "An instruction set and microarchitecture for instruction level distributed processors," in International Symposium on Computer Architecture, 2002.
16. S. Palacharla, N. P. Jouppi, and J. E. Smith, "Complexity-effective superscalar processors," in International Symposium on Computer Architecture, ACM Press, 1997.
17. P. S. Oberoi and G. S. Sohi, "Parallelism in the front-end," in Proceedings of the 30th annual international symposium on Computer architecture, pp. 230-240, ACM Press, 2003.
18. M. S. Lam and R. P. Wilson, "Limits of control flow on parallelism," in International Symposium on Computer Architecture, 1992.
19. D. W. Wall, "Limits of instruction-level parallelism," in International Conference on Architectural Support for Programming Languages and Operating System, 1991.
20. A. M. Kumar, "Measuring parallelism in computationintensive scientific/engineering applications," IEEE Transactions on Computers, vol. 37, no. 9, 1988.
21. A. A. Nicolau and J. Fisher, "Using an oracle to measure potential parallelism in single instruction stream programs," in Microprogramming Workshop, 1981.
22. A. L. Davis, "The architecture and system method of ddm1: A recursively structured data driven machine," in International Symposium on Computer Architecture, 1978.
23. S. Sakai, y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba, "An architecture of a dataflow single chip processor," in International Symposium on Computer Architecture, 1989.
24. T. Shimada, K. Hiraki, K. Nishida, and S. Sekiguchi, "Evaluation of a prototype data flow processor of the sigma-1 for scientific computations," in International Symposium on Computer Architecture, 1986.
25. J. R. Gurd, C. C. Kirkham, and I. Watson, "The Manchester prototype dataflow computer," Communications of the ACM, vol. 28, no. 1, 1985.
26. M. Kishi, H. Yasuhara, and Y. Kawamura, "Dddp-a distributed data driven processor," in International Symposium on Computer Architecture, 1983.
27. V. G. Grafe, G. S. Davidson, J. E. Hoch, and V. P. Holmes, "The epsilon dataflow processor," in International Symposium on Computer Architecture, 1989.
28. G. Papadopoulos and D. Culler, "Monsoon: An explicit tokenstore architecture," in International Symposium on Computer Architecture, 1990.
29. D. E. Culler, K. E. Schauser, and T. Eicken von, "Two fundamental limits on dataflow multiprocessing," in IFIP Working Group (Concurrent Systems) Conference on Architectures and Compilation Techniques for Fine and Medium Grain Parallelism, 1993.
30. R. Nikhil, "The parallel programming language Id and its compilation for parallel machines," in Workshop on Mazzive Paralleism: Hardware, Programming and Applications, 1990.
31. Arvind and R. Nikhil, "Executing a program on the MIT tagged-token dataflow architecture," IEEE Transactions on Computers, vol. 39, no. 3, 1990.
32. J. T. Feo, P. J. Miller, and S. K. Skedzielewski, "Sisal90," in High Performance Functional Computing, 1995.
33. S. Murer and R. Marti, "The FOOL programming language: Integrating single-assignment and object-oriented paradigms," in European Workshop on Parallel Computing, 1992.
34. J. B. Dennis, "First version data flow procedure language," Tech. Rep. MAC TM61, MIT Laboratory for Computer Science, 1991.
35. E. A. Ashcroft and W. W. Wadge, "Lucid, a nonprocedural language with iteration," Communications of the ACM, vol. 20, no. 7, 1977.
36. J. R. McGraw, "The VAL language: Description and analysis," ACM Transactions on Programming Languages and Systems, vol. 4, no. 1, 1982.
37. J. B. Dennis, "Dataflow supercomputers," in IEEE Computer, vol. 13, 1980.
38. K. J. Ottenstein, R. A. Ballance, and A. B. Maccabe, "The program dependence web: a representation supporting control-, data-, and demand-driven interpretation of imperative languages," in Programming Language Design and Implementation, 1990.
39. D. E. Culler, A. Sah, K. E. Schauser, T. von Eicken, and J. Wawrzynek, "Fine-grain parallelism with minimal hardware support: A compiler-controlled threaded abstract machine," in International Conference on Architectural Support for Programming Languages and Operating Systems, 1991.
40. S. C. Goldstein and M. Budiu, "Nanofabrics: Spatial computing using molecular electronics," in International Symposium on Computer Architecture, 2001.
41. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck, "Efficiently computing static single assignment form and the control dependence graph," ACM Transactions on Programming Languages and Systems, vol. 13, no. 4, 1991.
42. S. A. Mahlke, D. C. Lin, W. Y. Chen, R. E. Hank, and R. A. Bringmann, "Effective compiler support for predicated execution using the hyperblock," in International Symposium on Microarchitecture, 1992.
43. S. Gopal, T. N. Vijaykumar, J. E. Smith, and G. S. Sohi, "Speculative versioning cache," in Symposium on High Performance Computer Architecture, 1998.
44. A. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi, "Dynamic speculation and synchronization of data dependences," in International Symposium on Computer Architecture, 1997.
45. M. Franklin and G. S. Sohi, "ARB: a hardware mechanism for dynamic reordering of memory references," IEEE Transactions on Computers, vol. 45, no. 5, 1996.
46. S. Swanson, K. Michelson, and M. Oskin, "Configuration by combustion: Online simulated annealing for dynamic hardware configuration," in ASPLOS X Wild and Crazy Idea Session, 2002.
47. M. Hrishikesh, N. P. Jouppi, K. I. Farkas, D. Burger, and S. W. K. P. Shivakumar, "The optimal useful logic depth per pipeline stage is 6-8 fo4," in International Symposium on Computer Architecture, 2002.
48. S. McFarling, "Combining Branch Predictors," Tech. Rep. TN-36, Digital Equipment Corperation, June 1993.
49. SPEC, "Spec CPU 2000 benchmark specifications." SPEC2000 Benchmark Release, 2000.
50. C. Lee, M. Potkonjak, and W. H. Mangione-Smith, "Media-bench: A tool for evaluating and synthesizing multimedia and communicatons systems," in International Symposium on Microarchitecture, 1997.
51. W. Press, S. Teukolsky, W. Vetterling, and B. Flannery, Numerical Recipes in C: The Art of Scientific Computing. Cambridge University Press, 1992.
52. "Personal communication with doug burger and steve keckler," 2002-2003.
53. D. E. Culler and Arvind, "Resource requirements of dataflow programs," in International Symposium on Computer architecture, 1988.
54. S. Swanson, L. McDowell, M. Swift, S. Eggers, and H. Levy, "An evaluation of speculative instruction execution on simultaneous multithreaded processors," to appear in Transactions on Computer Systems, 2003.