Towards a better cache utilization using controlled cache partitioning

Proceedings - 2013 IEEE 11th International Conference on Dependable, Autonomic and Secure Computing, DASC 2013

Volumn , Issue , 2013, Pages 179-186

  Halwe, Prateek D ^a   Das, Shirshendu ^a   Kapoor, Hemangee K ^a  

^a INDIAN INSTITUTE OF TECHNOLOGY GUWAHATI   (India)

Author keywords

Cache Partitioning; CMP; LLC; NUCA; Working Set Size

Indexed keywords

COMPUTER PROGRAMMING; COMPUTER SCIENCE;

CACHE PARTITIONING; CMP; LLC; NUCA; WORKING SET;

MICROPROCESSOR CHIPS;

EID: 84904497236     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DASC.2013.59     Document Type: Conference Paper

References (22)

1. R. Balasubramonian, N. P. Jouppi, and N. Murali-manohar, Multi-Core Cache Hierarchies. Morgan and Claypool Publishers, 2011.
2. C. Kim, D. Burger, and S. W. Keckler, "An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, " SIGOPS Oper. Syst. Rev., vol. 36, pp. 211-222, October 2002.
3. Z. Chishti, M. D. Powell, and T. N. Vijaykumar, "Distance associativity for high-performance energy-efficient non-uniform cache architectures, " in Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 36. IEEE Computer Society, 2003, pp. 55-.
4. Y. Zhang, Z. Lu, A. Jantsch, L. Li, and M. Gao, "Towards hierarchical cluster based cache coherence for large-scale network-on-chip, " in International Conference on Design Technology of Integrated Systems in Nanoscal Era DTIS, 2009, pp. 119-122.
5. B. M. Beckmann and D. A. Wood, "Managing wire delay in large chip-multiprocessor caches, " in Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 37. IEEE Computer Society, 2004, pp. 319-330.
6. Z. Chishti, M. D. Powell, and T. N. Vijaykumar, "Optimizing replication, communication, and capacity allocation in cmps, " SIGARCH Comput. Archit. News, vol. 33, pp. 357-368, May 2005.
7. M. K. Qureshi and Y. N. Patt, "Utility-based cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches, " in Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, ser. MICRO 39, 2006, pp. 423-432.
8. Y. Xie and G. H. Loh, "Pipp: promotion/insertion pseudo-partitioning of multi-core shared caches, " in Proceedings of the 36th annual international symposium on Computer architecture, ser. ISCA '09, 2009, pp. 174-183.
9. J. Wu, X. Sui, Y. Tang, X. Zhu, J. Wang, and G. Chen, "Cache management with partitioning-aware eviction and thread-aware insertion/promotion policy, " International Symposium on Parallel and Distributed Processing with Applications, vol. 0, pp. 374-381, 2010.
10. Z. Huang, Z. Mingfa, and X. Limin, "Lvtppp: Live-time protected pseudo-partitioning of multi-core shared caches, " IEEE Transactions on Parallel and Distributed Systems, vol. 99, no. PrePrints, p. 1, 2012.
11. M. Qureshi, A. Jaleel, Y. Patt, S. Steely, and J. Emer, "Set-dueling-controlled adaptive insertion for high-performance caching, " Micro, IEEE, vol. 28, no. 1, pp. 91-98, 2008.
12. G. Suo and X. jun Yang, "System level speedup oriented cache partitioning for multi-programmed systems, " in Network and Parallel Computing, 2009. NPC '09. Sixth IFIP International Conference on, oct. 2009, pp. 204-210.
13. M. Kharbutli and Y. Solihin, "Counter-based cache replacement and bypassing algorithms, " IEEE Trans. Com-put., vol. 57, no. 4, pp. 433-447, apr 2008.
14. A. chow Lai, "Dead-block prediction and dead-block correlating prefetchers, " in In Proceedings of the 28th International Symposium on Computer Architecture, 2001, pp. 144-154.
15. K. Luo, J. Gummaraju, and M. Franklin, "Balancing thoughput and fairness in smt processors, " in Performance Analysis of Systems and Software, 2001. ISPASS. 2001 IEEE International Symposium on, 2001, pp. 164-171.
16. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. Steely, and J. Emer, "Adaptive insertion policies for high performance caching, " SIGARCH Comput. Archit. News, vol. 35, no. 2, pp. 381-391, Jun. 2007.
17. M. Qureshi, A. Jaleel, Y. Patt, S. Steely, and J. Emer, "Set-dueling-controlled adaptive insertion for high-performance caching, " Micro, IEEE, vol. 28, no. 1, pp. 91-98, 2008.
18. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood, "Multifacet's general execution-driven multiprocessor simulator (gems) toolset, " SIGARCH Comput. Archit. News, vol. 33, no. 4, pp. 92-99, Nov. 2005.
19. N. Agarwal, T. Krishna, L.-S. Peh, and N. Jha, "Garnet: A detailed on-chip network model inside a full-system simulator, " in Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on, april 2009, pp. 33-42.
20. C. Bienia, "Benchmarking modern multiprocessors, " Ph.D. dissertation, Princeton University, January 2011.
21. J. Chang and G. S. Sohi, "Cooperative caching for chip multiprocessors, " in Proceedings of the 33rd annual international symposium on Computer Architecture, ser. ISCA '06, 2006, pp. 264-276.
22. M. K. Qureshi, "Adaptive spill-receive for robust high-performance caching in cmps, " in In High Performance Computer Architecture, 2009. HPCA 2009. IEEE 15th International Symposium on, 2009, pp. 45-54.