Cache management with partitioning-aware eviction and thread-aware insertion/promotion policy

Proceedings - International Symposium on Parallel and Distributed Processing with Applications, ISPA 2010

Volumn , Issue , 2010, Pages 374-381

  Wu, Junmin ^a   Sui, Xiufeng ^a   Tang, Yixuan ^a   Zhu, Xiaodong ^a   Wang, Jing ^b   Chen, Guoliang ^a  

^a UNIVERSITY OF SCIENCE AND TECHNOLOGY OF CHINA   (China)

^b PEKING UNIVERSITY   (China)

Author keywords

Cache partitioning; Insertion; Promotion; Shared cache

Indexed keywords

ADAPTIVE MECHANISM; CACHE MANAGEMENT; CACHE MANAGEMENT POLICIES; CACHE PARTITIONING; CACHE PERFORMANCE; CACHE SIZE; CAPACITY MANAGEMENT; INSERTION; MEMORY ACCESS; MULTI-PROCESSORS; PERFORMANCE BENEFITS; PERFORMANCE DEGRADATION; PROCESSOR TECHNOLOGY; PROMOTION; SHARED CACHE; WORKING SET;

DISTRIBUTED PARAMETER NETWORKS;

PARALLEL PROCESSING SYSTEMS;

EID: 79952078530     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISPA.2010.45     Document Type: Conference Paper

References (22)

1. J. D. Kron, B. Prumo, and G. H. Loh. Double-DIP: Augmenting DIP with Adaptive Promotion Policies to Manage Shared L2 Caches. In Proc. of the Workshop on Chip Multiprocessor Memory Systems and Interconnects, Beijing, China, June 2008.
2. M. K. Qureshi and Y. N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proc. of the 39th Annual Intl. Symp. on Microarchitecture, 2006, pp. 423-432.
3. H. S. Stone, J. Turek, and J. L.Wolf, Optimal Partitioning of Cache Memory, IEEE Trans. Computers, 41(9), 1992, pp. 1054-1068.
4. G. E. Suh et al., Dynamic partitioning of shared cache memory. Journal of Supercomputing, 28(1), 2004.
5. S. Kim, D. Chandra, and Y. Solihin, Fair Cache Sharing and Partitioning in a Chip Multiprocessor Architecture, Proc. of the 13th Intl. Conf. on Parallel Architectures and Compilation Techniques, 2004, pp. 111-122.
6. R. R. Iyer, CQoS: A Framework for Enabling QoS in Shared Caches of CMP Platforms, Proc. of the 18th Annual Intl. Conf. on Supercomputing, 2004, pp.257-266.
7. J. Chang and G. S. Sohi, Cooperative Cache Partitioning for Chip Multiprocessor, Proc. of the 21st Annual Intl. Conf. on Supercomputing, 2004, pp. 242-252.
8. M. K. Qureshi, A. Jaleel, Y. N. Patt, S. C. S. Jr., and J. Emer. Adaptive Insertion Policies for High-Performance Caching. In Proc. of the 34th Int. Symp. On Computer Architecture, pages 381-391, San Diego, CA, USA, June 2007.
9. A. Jaleel, W. Hasenplaugh, M. Qureshi, J. Sebot, S. S. Jr., and J. Emer. Adaptive Insertion Policies for Managing Shared Caches. In Proc. of the 17th Int. Conference on Parallel Architectures and Compilation Techniques, 2007.
10. Yuejian Xie, Gabriel H. Loh: PIPP: promotion/insertion pseudopartitioning of multi-core shared caches. ISCA 2009: 174-183.
11. Rafael Ubal, Julio Sahuquillo, Salvador Petit, Pedro López: Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors. SBAC-PAD 2007: 62-68.
12. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems. In Proc. of the 30th Int. Symp. on Microarchitecture, pages 330-335, Research Triangle Park, NC, USA, Dec. 1997.
13. A. Snavely and D. Tullsen. Symbiotic Job scheduling for a Simultaneous Multithreading Processor. In ASPLOS IX, 2000.
14. K. Luo, J. Gummaraju, and M. Franklin. Balancing throughput and fairness in smt processors. In ISPASS, pages 164-171, 2001.
15. H. Dybdahl and P. Stenstrom. An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors. In Proceedings of the 13th International Symposium on High-Performance Computer Architecture (HPCA-13), 2007.
16. L. R. Hsu et al. Communist, utilitarian, and capitalist cache policies on CMPs: caches as a shared resource. In PACT-15, 2006.
17. H. Liu, M. Ferdman, J. Huh, and D. Burger. Cache Bursts: A New Approach for Eliminating Dead Blocks and Increasing Cache Efficiency. In Proc. of the 41st Int. Symp. On Microarchitecture, pages 222-233, Lake Como, Italy, Nov. 2008.
18. M. Kharbutli and Y. Solihin. Counter-Based Cache Replacement and Bypassing Algorithms. Trans. on Computers, 57(4):433-447, Apr. 2008. (Pubitemid 351423979)
19. M. Zhang and K. Asanovic, Victim Replication: Maximizing Capacity while Hiding Wire Delay in Tiled CMPs, Proc. of the 32nd Annual Intl. Symp. on Computer Architecture, 2005, pp. 226-345.
20. J. Chang and G. Sohi, Cooperative Caching for Chip-Multiprocessors, Proc. of the 33rd Annual Intl. Symp. on Computer Architecture, 2006, pp. 264-276.
21. B. M. Beckmann, M. R. Marty, and D. A. Wood, ASR: Adaptive Selective Replication for CMP Caches, Proc. of the 39th Annual Intl. Symp. on Microarchitecture, 2006, pp.443-454.
22. Nikos Hardavellas, Michael Ferdman, Babak Falsafi, Anastasia Ailamaki: Reactive NUCA: near-optimal block placement and replication in distributed caches. ISCA 2009: 184-195.