Resistive memories: Which applications?

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2014, Pages

  Clermidy, Fabien ^a   Jovanovic, Natalija ^a   Onkaraiah, Santhosh ^a   Oucheikh, Houcine ^a   Thomas, Olivier ^a   Turkyilmaz, Ogun ^a   Vianello, Elisa ^a   Portal, Jean Michel ^b   Bocquet, Marc ^b  

^a CEA LETI   (France)

^b AIX MARSEILLE UNIVERSITY   (France)

Author keywords

FlipFlop; FPGA; Memristors; NVM; ReRAM

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); MEMRISTORS;

EMBEDDED COMPUTING; FLIPFLOP; NVM; RERAM; RESISTIVE MEMORY; SAVE ENERGY; ULTRA-LOW POWER;

DYNAMIC RANDOM ACCESS STORAGE;

EID: 84903848178     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/DATE2014.282     Document Type: Conference Paper

References (23)

1. H. Akinaga, H. Shima, "Resistive random access memory (ReRAM) based on metal oxides" Proc. IEEE, vol.98, No. 12, December 2010.
2. A. Kawahara et al., "An 8Mb Multi-Layered Cross-Point ReRAM Macro with 443MB/s Write Throughput," ISSCC, pp. 500-502,2012.
3. S.R. Lee et al., "Multi-level Switching of Triple-layered TaOx RRAM with Excellent Reliability for Storage Class Memory," VLSI Technology, pp. 2011-2012, 2012
4. L. O. Chua, "Memristor-The Missing Circuit Element," Transactions on Circuit Theory, vol. CT-18, pp. 507-519, 1971.
5. Strukov et al., "The missing memristor found," Nature, vol. 453, pp. 80-83, 2008.
6. E. Vianello et al., "Sb-doped GeS2 as performance and reliability booster in Conductive Bridge RAM,"IEDM, pp.10-12, 2012.
7. T. Diokh et al., "Investigation of the Impact of the Oxide Thickness and RESET conditions on Disturb in HfO2-RRAM integrated in a 65nm CMOS Technology," IRPS, 2013.
8. T. Cabout et al., "Temperature impact (up to 200 C) on performance and reliability of HfO2-based RRAMs", proc. of IMW 2013.
9. M. Lin et al., "Performance Benefits of Monolithically Stacked 3-D FPGA," Computer-Aided Design of Integrated Circuits and Systems, IEEE Tran. On, vol. 26, no. 2, pp. 216-229, 2007.
10. Y.Y. Liauw et al., "Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory," ISSCC, pp. 406-408, 2012.
11. S. Onkaraiah et al., "A hybrid cbram/cmos look-up-table structure for improving performance efficiency of field-programmable-gate-array," ISCAS, 2013.
12. G. Palma et al., "A novel HfO2/GeS2 based Conductive Bridge RAM for non-volatile reconfigurable logic applications" ESSDERC, 2013.
13. S. Léomant, et al., "Sram dedicated pcms for leakage characterization in nanometer cmos technologies," DTIS, pp. 316-32, 2006.
14. O. Turkyilmaz et al., "RRAM-based FPGA for Normally Off, Instantly On Applications," NanoArch, 2012.
15. M. Fliesler et al., "A 15 ns 4 Mb NVSRAM in 0.13 u SONOS technology,"NVSMW, pp. 83-86, 2008.
16. N. Sakimura et al., "Nonvolatile magnetic flip-flop for standby-powerfree SoCs," JSCC, vol. 44, no. 8, pp. 2244-2250, Aug. 2009.
17. M. Takata et al., "Nonvolatile SRAMbased on phase change," Non-Volatile Semiconductor Memory Workshop, Feb. 2006, pp. 95-96.
18. T. Miwa et al., "NV-SRAM: A nonvolatile SRAM with backup ferroelectric capacitors," JSCC, vol. 36, no. 3, pp. 522-527, Mar. 2001.
19. W. Wang et al., "Nonvolatile SRAM cell," IEDM, pp. 27-30, 2006.
20. Hraziia et al., "Operation and Stability Analysis of Bipolar OxRRAM Based Non-Volatile 8T2R SRAM as Solution for Information Back-up," ELSEVIER Solid State Electronics, vol. 90, pp. 99-106, Dec 2013.
21. P. Chiu et al., "Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications," JSCC, vol. 47, no. 6, pp. 1483-1496, 2012.
22. V. Zyuban et al., "Low Power Integrated Scan Retention Mechanism," ISLPED, pp. 98-102, 2002.
23. Onkaraiah, Santhosh, et al. "Bipolar ReRAM based non-volatile flipflops for low-power architectures." New Circuits and Systems Conference (NEWCAS), 2012 IEEE 10th International. IEEE, 2012