Extreme-scale computer architecture: Energy efficiency from the ground up‡

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2014, Pages

  Torrellas, Josep ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DESIGN; VOLTAGE REGULATORS;

COMPUTING STACKS; CORE PROCESSORS; DATA MOVEMENTS; HARDWARE AND SOFTWARE; INTEGRATION LEVELS; MULTIPLE LAYERS; ON CHIP MEMORY; PROCESS VARIATION;

ENERGY EFFICIENCY;

EID: 84903838674     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.7873/DATE2014.213     Document Type: Conference Paper

References (24)

1. G. E. Moore, "Cramming More Components onto Integrated Circuits," Electronics, vol. 38, no. 8, pp. 114-117, 1965.
2. R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions," IEEE Journal of Solid-State Circuits, vol. 9, no. 5, pp. 256-268, 1974.
3. H. Kaul, M. Anders, S. Mathew, S. Hsu, A. Agarwal, R. Krishnamurthy, and S. Borkar, "A 320mV 56W 411GOPS/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65nm CMOS," in International Solid-State Circuits Conference, February 2008.
4. L. Chang, D. J. Frank, R. K. Montoye, S. J. Koester, B. L. Ji, P. W. Coteus, R. H. Dennard, and W. Haensch, "Practical Strategies for Power-Efficient Computing Technologies," Proceedings of the IEEE, February 2010.
5. R. G. Dreslinski, M. Wieckowski, D. Blaauw, D. Sylvester, and T. Mudge, "Near-Threshold Computing Reclaiming Moore's Law Through Energy Efficient Integrated Circuits," Proceedings of the IEEE, February 2010.
6. D. Markovic, C. C. Wang, L. P. Alarcon, T.-T. Liu, and J. M. Rabaey, "Ultralow-Power Design in Near-Threshold Region," Proceedings of the IEEE, February 2010.
7. C. Silvano, G. Palermo, S. Xydis, and I. Stamelakos, "Voltage Island Management in Near Threshold Manycore Architectures to Mitigate Dark Silicon," in Conference on Design, Automation and Test in Europe, March 2014.
8. U. R. Karpuzcu, A. Sinkar, N. S. Kim, and J. Torrellas, "EnergySmart Toward Energy-Efficient Manycores for Near-Threshold Computing," in International Symposium on High Performance Computer Architecture, February 2013.
9. N. James, P. Restle, J. Friedrich, B. Huott, and B. McCredie, "Comparison of Split Versus Connected-Core Supplies in the POWER6 Microprocessor," in International Solid-State Circuits Conference, February 2007.
10. H. Wang and N. S. Kim, "Improving Platform Energy-Chip Area Trade-off in Near-Threshold Computing Environment," in International Conference on Computer Aided Design, November 2013.
11. H. R. Ghasemi, A. Sinkar, M. Schulte, and N. S. Kim, "Cost-Effective Power Delivery to Support Per-Core Voltage Domains for Power-Constrained Processors," in Design Automation Conference, June 2012.
12. F. Ishihara, F. Sheikh, and B. Nikolíc, "Level Conversion for Dual-Supply Systems," IEEE Transactions on Very Large Scale Integration Systems, vol. 12, no. 2, pp. 185-195, Feb. 2004.
13. T. Gemmeke, M. M. Sabry, J. Stuijt, P. Raghavan, F. Catthoor, and D. Atienza, "Resolving the Memory Bottleneck for Single Supply Near-Threshold Computing," in Conference on Design, Automation and Test in Europe, March 2014.
14. A. Agrawal, P. Jain, A. Ansari, and J. Torrellas, "Refrint Intelligent Refresh to Minimize Power in On-Chip Multiprocessor Cache Hierarchies," in International Symposium on High Performance Computer Architecture, February 2013.
15. A. Agrawal, A. Ansari, and J. Torrellas, "Mosaic Exploiting the Spatial Locality of Process Variation to Reduce Refresh Energy in On-Chip eDRAM Modules," in International Symposium on High Performance Computer Architecture, February 2014.
16. A. Ansari, A. Mishra, J. Xu, and J. Torrellas, "Tangle Route-Oriented Dynamic Voltage Minimization for Variation-Afflicted, Energy-Efficient On-Chip Networks," in International Symposium on High Performance Computer Architecture, February 2014.
17. P. Kogge et al., "ExaScale Computing Study Technology Challenges in Achieving Exascale Systems," in DARPA-IPTO Sponsored Study, September 2008.
18. P. Feautrier, "Some Efficient Solutions to the Affine Scheduling Problem - Part I One-Dimensional Time," 1996.
19. P. Kogge, "The EXECUBE Approach to Massively Parallel Processing," in International Conference on Parallel Processing, August 1994.
20. Micron Technology, Inc., "Hybrid Memory Cube," 2011, http//www.micron.com/products/hybrid-memory-cube.
21. B. Fraguela, P. Feautrier, J. Renau, D. Padua, and J. Torrellas, "Programming the FlexRAM Parallel Intelligent Memory System," in International Symposium on Principles and Practice of Parallel Programming, June 2003.
22. B. J. Smith, "Architecture and Applications of the HEP Multiprocessor Computer System," in Real-Time Signal Processing IV, 1982, pp. 241- 248.
23. G. Bikshandi, J. Guo, D. Hoeflinger, G. Almasi, B. B. Fraguela, M. J. Garzaŕan, D. Padua, and C. von Praun, "Programming for Parallelism and Locality with Hierarchically Tiled Arrays," in International Symposium on Principles and Practice of Parallel Programming, 2006.
24. Z. Budimlic, A. Chandramowlishwaran, K. Knobe, G. Lowney, V. Sarkar, and L. Treggiari, "Multi-core Implementations of the Concurrent Collections Programming Model," in Workshop on Compilers for Parallel Computers, 2009.