Improving platform energy-chip area trade-off in near-threshold computing environment

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2013, Pages 318-325

  Wang, Hao ^a   Sinkar, Abhishek A ^b   Kim, Nam Sung ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY REDUCTION; NEAR-THRESHOLD COMPUTING; OFF-CHIP MEMORY; OPTIMIZATION TECHNIQUES; PARALLEL BENCHMARKS; SUPPLY VOLTAGES; TECHNOLOGY OPTIMIZATION; VOLTAGE REGULATORS (VRS);

COMPUTER AIDED DESIGN; ENERGY DISSIPATION; ENERGY UTILIZATION; VOLTAGE REGULATORS;

OPTIMIZATION;

EID: 84893409010     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2013.6691138     Document Type: Conference Paper

References (24)

1. Ronald G. Dreslinski, Michael Wieckowski, David Blaauw, Dennis Synlvester, and Trevor Mudge, "Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits", in Proc. of the IEEE 98, no. 2, pp. 253-266, 2010.
2. Benton H. Calhoun, Alice Wang, and Anantha Chandrakasan, "Modeling and sizing for minimum energy operation in subthreshold circuits", in JSSC, vol. 40, no. 9, Sep. 2005.
3. David Bol, Dina Kamel, Denis Flandre, and Jean-Didier Legat, "Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic", in ISLPED 2009, pp. 3-8.
4. Arijit Raychowdhury, Kaushik Roy, and Bipul C. Paul, "Device Optimization for Ultra-Low Power Digital Sub-Threshold Operation", in ISLPED 2004, pp. 96-101.
5. Mingoo Seok, Dennis Sylvester, and David Blaauw, "Optimal technology selection for minimizing energy and variability in low voltage applications", in ISLPED 2008, pp. 9-14.
6. David Bol, Denis Flandre, and Jean-Didier Legat, "Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits", in ISLPED 2009, pp. 21-26.
7. Jia Wei et al., "Comparison of three topology candidates for 12 V VRM", in Applied Power Electronics Conference and Exposition, pp. 245-251, 2001. (Pubitemid 32327393)
8. Margaret Martonosi, David Brooks, and Pradip Bose, "Modeling and Analyzing CPU Power and Performance: Metrics, Methods, and Abstractions", in SIGMETRICS 2001/Performance 2001-Tutorials.
9. Bo Zhai, Ronald G. Dreslinski, David Blaauw, Trevor Mudge, and Dennis Sylvester, "Energy efficient near-threshold chip multi-processing", in ISLPED 2007, pp. 32-37.
10. Yu Pu et al., "Misleading energy and performance claims in sub/near threshold digital systems", in ICCAD 2010, pp. 625-631.
11. Keith A. Bowman, Alaa R. Alameldeen, Srikanth T. Srinivasan, and Chris B. Wilkerson, "Impact of die-to-die and within-die parameter variations on the clock frequency and throughput of multi-core processors", in IEEE Trans, on VLSI Systems, vol. 17, no. 12, pp. 1679-1690, Dec. 2009.
12. Nathan Binkert et al., "The gem5 simulator", in ACM SIGARCH Computer Architecture News, vol. 29, no. 2, pp. 1-7, May 2011.
13. Christian Bienia, Sanjeev Kumar, Jaswinder P. Singh, and Kai Li, "The PARSEC benchmark suite: characterization and architectural implications", in PACT 2008, pp. 72-81.
14. "Predictive Technology Model (PTM)", in Available at http://ptm. asu. edw'.
15. Zhao Wei and Cao Yu, "Predictive technology model for nano-CMOS design exploration", in Journal on Emerging Technologies in Computing Systems, Vol. 3, no. l, Apr. 2007.
16. Jungseob Lee and Nam Sung Kim, "Optimizing total power of many-core processors considering voltage scaling limit and process variations", in ISLPED 2009, pp. 201-206.
17. Sheng Li et al., "McPAT: An integrated power, area, and timing modeling framework for multicore and many core architectures", in MICRO 2009, pp. 469-480.
18. Ulya R. Karpuzcu, Krishna B. Kolluru, Nam Sung Kim, and Josep Torrellas, "VARIUS-NTV: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages", in DSN 2012, pp. 1-11.
19. Kerry Bernstein et al., "High-performance CMOS variability in the 65-nm regime and beyond", in IBM Journal of Research and Development, vol. 50, no. 4.5, pp. 433-449, July 2006. (Pubitemid 44364163)
20. Kevin X. Zhang et al., "SRAM design on 65nm CMOS technology with integrated leakage reduction scheme", in VLSI Symp. 2004, pp. 294-295.
21. Micron Technology, "TN-41-01: Calculating memory system power for DDR3", in 2007.
22. Samsung Electronics, "240pin registered DIMM based on 4Gb die", in Aug. 2012.
23. Fairchild Semiconductor, "AN-6005: Synchronous buck MOSFET loss calculations with excel model", in 2006.
24. David J. Frank, Lena Chang, and Wilfried Haensch, "Improving the energy/power constraint for technology optimization", in IEDM 2011.