Programming the FlexRAM parallel intelligent memory system

Proceedings of the ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPOPP

Volumn , Issue , 2003, Pages 49-60

  Fraguela, Basilio B ^a   Renau, Jose ^b   Feautrier, Paul ^c   Padua, David ^b   Torrellas, Josep ^b  

^a UNIVERSITY OF A CORUÑA   (Spain)

^b University of Illinois at Urbana Champaign   (United States)

^c UNIVERSITÉ DE LYON   (France)

Author keywords

Compiler directives; Intelligent memory architecture; Parallel languages; Programming heterogeneous computers

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SIMULATION; COMPUTER SYSTEMS PROGRAMMING; PROGRAM COMPILERS; SERVERS;

INTELLIGENT MEMORY SYSTEM;

PARALLEL PROCESSING SYSTEMS;

EID: 0038378394     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. R. Barrett, M. Berry, T. Chan, J. Demmel, J. Donato, J. Dongarra, V. Eijkhout, R. Pozo, C. Romine, and H. van der Vorst. Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods. SIAM Press, 1994.
2. J. Chame, J. Shin, and M. Hall. Code Transformations for Exploiting Bandwidth in PIM-Based Systems. In Solving the Memory Wall Problem Workshop, June 2000.
3. K. Diefendorff. Power4 Focuses on Memory Bandwith. Microprocessor Report, 13(13), October 1999.
4. C. Foster. Content Addressable Parallel Processors. Van Nostrand Reinhold Co, New York, 1976.
5. B. Fraguela, J. Renau, P. Feautrier, D. Padua, and J. Torrellas. CFlex: A Programming Language for the FlexRAM Intelligent Memory Architecture. Technical Report UIUCDCS-R-2002-2287, Department of Computer Science, University of Illinois at Urbana-Champaign, July 2002.
6. M. Hall, P. Kogge, J. Koller, P. Diniz, J. Chame, J. Draper, J. LaCoss, J. Granacki, J. Brockman, A. Srivastava, W. Athas, V. Freeh, J. Shin, and J. Park. Mapping Irregular Applications to DIVA, a PIM-Based Data-Intensive Architecture. In Supercomputing, November 1999.
7. M. Hall and C. Steele. Memory Management in PIM-Based Systems. In Proceedings of the Workshop on Intelligent Memory Systems, November 2000.
8. High Performance Fortran Forum. High Performance Fortran Language Specification, Version 2.0. 1997.
9. S. Iyer and H. Kalter. Embedded DRAM Technology: Opportunities and Challenges. IEEE Spectrum, 36(4):56-64, April 1999.
10. Y. Kang, W. Huang, S. Yoo, D. Keen, Z. Ge, V. Lam, P. Pattnaik, and J. Torrellas. FlexRAM: Toward an Advanced Intelligent Memory System. In International Conference on Computer Design, pages 192-201, October 1999.
11. P. Kogge, S. Bass, J. Brockman, D. Chen, and E. Sha. Pursuing a Petaflop: Point Designs for 100 TF Computers Using PIM Technologies. In Proceedings of the 1996 Frontiers of Massively Parallel Computation Symposium, 1996.
12. C. Kozyrakis, S. Perissakis, D. Patterson, T. Anderson, K. Asanovic, N. Cardwell, R. Fromm, J. Golbus, B. Gribstad, K. Keeton, R. Thomas, N. Treuhaft, and K. Yelick. Scalable Processors in the Billion-Transistor Era: IRAM. IEEE Computer, September 1997.
13. K. Mai, T. Paaske, N. Jayasena, R. Ho, and M. Horowitz. Smart Memories: A Modular Reconfigurable Architecture. In 27th Annual International Symposium on Computer Architecture, June 2000.
14. OpenMP Architecture Review Board. OpenMP C and C++ Application Program Interface Version 2.0. March 2002.
15. M. Oskin, F. Chong, and T. Sherwood. Active Pages: A Computation Model for Intelligent Memory. In International Symposium on Computer Architecture, pages 192-203, June 1998.
16. A. Rogers, M. C. Carlisle, J. H. Reppy, and L. J. Hendren. Supporting Dynamic Data Structures on Distributed-Memory Machines. ACM Transactions on Programming Languages and Systems, 17(2):233-263, March 1995.
17. Y. Solihin, J. Lee, and J. Torrellas. Automatic Code Mapping on an Intelligent Memory Architecture. IEEE Transactions on Computers, 50(11):1248-1266, November 2001.
18. A. A. Stepanov and M. Lee. The Standard Template Library. Technical Report X3J16/94-0095, WG21/N0482, ISO Programming Language C++ Project, May 1994.
19. T. Sterling and H. Zima. The Gilgamesh MIND Processor-in-Memory Architecture for Petaflops-Scale Computing. In 4th International Symposium on High Performance Computing, pages 1-5, 2002.
20. E. Waingold, M. Taylor, D. Srikrishna, V. Sarkar, W. Lee, V. Lee, J. Kim, M. Frank, P. Finch, R. Barua, J. Babb, S. Amarasinghe, and A. Agarwal. Baring it All to Software: Raw Machines. IEEE Computer, pages 86-93, September 1997.
21. R. Wilson, R. French, C. Wilson, S. Amarasinghe, J. Anderson, S. Tjiang, S. Liao, C. Tseng, M. Hall, M. Lam, and J. Hennessy. SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. SIGPLAN Notices, 29(12):31-37, 1994.
22. S. Yoo, J. Renau, M. Huang, and J. Torrellas. FlexRAM Architecture Design Parameters. Technical Report CSRD-1584, Department of Computer Science, University of Illinois at Urbana-Champaign, October 2000. http://iacoma.cs.uiuc.edu/papers.html.