Energy-efficient MRAM access scheme using hybrid circuits based on spin-torque sensors

Proceedings of IEEE Sensors

Volumn , Issue , 2013, Pages

  Sharad, Mrigank ^a   Venkatesan, Rangharajan ^a   Fong, Xuanyao ^a   Raghunathan, Anand ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

circuit; interconnect; low power; magnets; memory; spintronic

Indexed keywords

CACHE MEMORY; DATA STORAGE EQUIPMENT; ENERGY DISSIPATION; LOW POWER ELECTRONICS; MAGNETIC STORAGE; MAGNETS; NETWORKS (CIRCUITS); SENSORS; TORQUE METERS;

CHIP MULTIPROCESSORS; CONVENTIONAL TECHNIQUES; ENERGY EFFICIENT; GLOBAL INTERCONNECTS; INTERCONNECT; LOW POWER; SPINTRONIC; WRITE OPERATIONS;

MRAM DEVICES;

EID: 84893981024     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICSENS.2013.6688182     Document Type: Conference Paper

References (15)

1. H. Ito et al. "A bidirectional-and multi-drop-transmission-line interconnect for multipoint-to-multipoint on-chip communications." Solid-State Circuits, IEEE Journal of 43.4 (2008): 1020-1029.
2. J. D. Owens, W. J. Dally, R. Ho, D. N. Jayasimha, S. W. Keckler, and L. S. Peh,"Research challenges for on-chip interconnection networks", Micro, IEEE 27, no. 5 (2007): 96-108.
3. Zhu, Jian-Gang. "Magnetoresistive random access memory: the path to competitiveness and scalability." Proceedings of the IEEE 96.11 (2008): 1786-1798.
4. M. Sharad et al., "Spintronic Switches for Ultra Low Energy On-Chip and Inter-Chip Current-Mode Interconnects." Electron Device Letter, 2013
5. R. Venkatesan et al. "DWM-TAPESTRI-an energy efficient all-spin cache using domain wall shift based writes, DATE 2013
6. M. Sharad et al., " Domain Wall Shift Based Multi-level Magnetic RAM bit-Cell", IEEE Device Research Conference 2013
7. Muralimanohar et al., "Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0." Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 2007.
8. K. Tsuchida et al. "A 64Mb MRAM with clamped-reference and adequatereference schemes." ISSCC, 2010.
9. M. Sharad et al., "Ultra Low Energy Global Interconnect based on Spin Torque Switches", IEDM, 2013
10. S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, Y. Ozaki, S. Saito, R. Nebashi, "Low-current perpendicular domain wall motion cell for scalable highspeed MRAM." VLSI Tech, Symp., 2009, pp. 230-231.
11. A.V. Khvalkovskiy et al., "Matching domain-wall configuration and spin-orbit torques for efficient domain-wall motion", Physical Review,2013.
12. M. Sharad et al., "Boolean and Non-Boolean Computing using Spin Devices", IEDM, 2012
13. S. K. Lee et al., "A 95fJ/b current-mode transceiver for 10mm on-chip interconnect", ISSCC, 2013, pp. 262-263.
14. M. Sharad et al.,"Ultra low power associative computing with spin neurons and resistive crossbar memory." DAC, 2013.
15. K. Roy et al., " Exploring Boolean and non-Boolean Computing applications of Spin torque switches, ICCAD, 2013