A 95fJ/b current-mode transceiver for 10mm on-chip interconnect

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 56, Issue , 2013, Pages 262-263

  Lee, Seon Kyoo ^a,b   Lee, Seung Hun ^a   Sylvester, Dennis ^c   Blaauw, David ^c   Sim, Jae Yoon ^a  

^a Pohang University of Science and Technology (POSTECH)   (South Korea)

^b SAMSUNG Electronics   (South Korea)

^c UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CURRENT-MODE SIGNALING; CURRENT-SENSING CIRCUITS; DATA-COMMUNICATION; GLOBAL INTERCONNECTS; ON CHIP INTERCONNECT; ON-CHIP GLOBAL INTERCONNECTS; ON-CHIP INTERCONNECTS; STATIC-POWER DISSIPATION;

ENERGY EFFICIENCY; INTERCONNECTION NETWORKS; TRANSCEIVERS;

ACTIVE FILTERS;

EID: 84876559591     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2013.6487727     Document Type: Conference Paper

References (8)

1. E. Mensink, et al., "A 0.28pJ/b 2Gb/s/ch transceiver in 90nm CMOS for 10mm on-chip interconnects," ISSCC Digest Tech. Papers, pp. 414-415, Feb. 2007
2. D. Walter, et al., "A source-synchronous 90Gb/s capacitively driven serial onchip link over 6mm in 65nm CMOS," ISSCC Digest Tech. Paper, pp. 180-181, Feb. 2012
3. B. Kim, et al., "A 4Gb/s/ch 356fJ/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm CMOS," ISSCC Digest Tech. Papers, pp. 66-67, Feb. 2009
4. E. Seevinck, et al., "Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's," IEEE J. Solid-State Cir., vol. 26, no. 4, pp. 525-536, Apr. 1991
5. K. Chun, et al., "A 667 MHz logic-compatible embedded DRAM featuring an asymmetric 2T gain cell for high speed on-die caches," IEEE J. Solid-State Circuits, vol. 47, no. 2, pp. 547-559, 2012
6. R. Bashirullah, et al., "A 16 Gb/s adaptive bandwidth on-chip bus based on hybrid current/voltage mode signaling," IEEE J. Solid-State Circuits, vol. 41, no. 2, pp. 461-473, 2006
7. R. Bashirullah, et al., "Current-mode signaling in deep submicrometer global interconnects," IEEE Trans. on VLSI, vol. 11, no. 3, pp. 406-417, Jun. 2003
8. J. Seo, et. al., "High-bandwidth and low-energy on-chip signaling with adaptive pre-emphasis in 90nm CMOS," ISSCC Digest Tech. Papers, pp. 182-183, Feb. 2010