Novel STT-MTJ device enabling all-metallic logic circuits

IEEE Transactions on Magnetics

Volumn 48, Issue 11, 2012, Pages 3215-3218

  Bromberg, David M ^a   Morris, Daniel H ^a   Pileggi, Larry ^a   Zhu, Jian Gang ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Magnetic logic; magnetoelectronics; spin logic; spintronics

Indexed keywords

CIRCUIT DESIGNS; DEVICE PERFORMANCE; DOMAIN WALL MOTION; INPUT CURRENT; LOGIC CIRCUIT DESIGN; LOGIC OPERATIONS; MAGNETIC LOGIC; MAGNETIC STATE; MAGNETIC TUNNEL JUNCTION; MICROMAGNETIC ANALYSIS; RESISTANCE STATE; SPICE SIMULATIONS; SPIN LOGIC; SPIN TRANSFER; TUNNEL MAGNETORESISTANCE;

LOGIC CIRCUITS; MAGNETOELECTRONICS; NANOTECHNOLOGY; SPICE;

MAGNETIC DEVICES;

EID: 84867765110     PISSN: 00189464     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMAG.2012.2197186     Document Type: Article

References (8)

1. A. Imre,G.Csaba,L. Ji, A.Orlov,G.H. Bernstein, andW. Porod, "Majority logic gate for magnetic quantum-dot cellular automata," Science, vol. 311, no. 5758, pp. 205-208, Jan. 2006.
2. H. Ohno, T.Endoh, T. Hanyu, N. Kasai, and S. Ikeda, "Magnetic tunnel junction for nonvolatile CMOS logic," in Proc. IEEE Int. Electron Devices Meet., Dec. 6-8, 2010, pp. 9.4.1-9.4.4.
3. B. Behin-Aein, D. Datta, S. Salahuddin, and S. Datta, "Proposal for an all-spin logic device with built-in memory," Nature Nanotechnol., vol. 5, pp. 266-270, Feb. 2010.
4. D. Morris, D. Bromberg, J. Zhu, and L. Pileggi, "mLogic: Ultra-Low Voltage Non-Volatile Logic Circuits Using STT-MTJ Devices," presented at the Design Automation Conf., 2012.
5. Z. Li and S. Zhang, "Domain-wall dynamics and spin-wave excitations with spin-transfer torques," Phys. Rev. Lett., vol. 92, p. 207203, May 2004.
6. A. Mougin, M. Cormier, J. P. Adam, P. J. Metaxas, and J. Ferré, "Domain wall mobility, stability and walker breakdown in magnetic nanowires," Europhys. Lett., vol. 78, no. 5, May 2007.
7. S. Fukami, T. Suzuki, K. Nagahara, N. Ohshima, Y. Ozaki, S. Saito, R. Nebashi, N. Sakimura, H. Honjo, K. Mori, C. Igarashi, S. Miura, N. Ishiwata, and T. Sugibayashi, "Low-current perpendicular domain wall motion cell for scalable high-speed MRAM," in Proc. Symp. VLSI Technology, Jun. 16-18, 2009, pp. 230-231.
8. S. S. P. Parkin, M. Hayashi, and L. Thomas, "Magnetic domain-wall racetrack memory," Science pp. 190-194, vol. 320, no. 5873, Apr. 2008.