Spintronic switches for ultralow energy on-chip and interchip current-mode interconnects

IEEE Electron Device Letters

Volumn 34, Issue 8, 2013, Pages 1068-1070

  Sharad, Mrigank ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

Integrated circuit interconnections; low power; magnets; spin valves

Indexed keywords

HIGH PERFORMANCE COMPUTING SYSTEMS; INTEGRATED CIRCUIT INTERCONNECTIONS; INTERCONNECT DESIGN; LATERAL SPIN VALVE; LOW POWER; MAGNETIC TUNNEL JUNCTION; SPIN VALVE; SPIN-TORQUE SWITCHING;

DESIGN; ENERGY EFFICIENCY; LOW POWER ELECTRONICS; MAGNETORESISTANCE; MAGNETS;

MAGNETIC DEVICES;

EID: 84881030847     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2013.2268152     Document Type: Article

References (11)

1. J. D. Owens, W. J. Dally, R. Ho, et al., "Research challenges for onchip interconnection networks," IEEE Micro, vol. 27, no. 5, pp. 96-108, Oct. 2007. (Pubitemid 350218391)
2. S. K. Lee, S. H. Lee, D. Sylvester, et al., "A 95fJ/b current-mode transceiver for 10mm on-chip interconnect," in Proc. IEEE ISSCC, Feb. 2013, pp. 262-263.
3. R. K. Dokania and A. B. Apsel, "Analysis of challenges for on-chip optical interconnects," in Proc. 19th ACM Great Lakes Symp. VLSI, 2009, pp. 275-280.
4. C. K. Lim, T. Devolder, C. Chappert, et al., "Domain wall displacement induced by subnanosecond pulsed current," Appl. Phys. Lett., vol. 84, no. 15, pp. 2820-2822, 2004.
5. S. Fukami, T. Suzuki, K. Nagahara, et al., "Low-current perpendicular domain wall motion cell for scalable high-speed MRAM," in Proc. VLSI Tech. Symp., 2009, pp. 230-231.
6. I. M. Miron, T. Moore, H. Szambolics, et al., "Fast current-induced domain-wall motion controlled by the Rashba effect," Nature Mater., vol. 10, no. 6, pp. 419-423, 2011.
7. A .V. Khvalkovskiy, V. Cros, D. Apalkov, et al., "Matching domain-wall configuration and spin-orbit torques for efficient domain-wall motion," Phys. Rev. B, vol. 87, no. 2, p. 020402, 2013.
8. D. M. Bromberg, D. H. Morris, L. Pileggi, et al., "Novel STT-MTJ device enabling all-metallic logic circuits," IEEE Trans. Magn., vol. 48, no. 11, pp. 3215-3218, Nov. 2012.
9. M. Sharad, C. Augustine, and K. Roy, "Boolean and non-Boolean computation with spin devices," in Proc. IEEE IEDM, Dec. 2012, pp. 11-14.
10. B. Behin-Aein, D. Datta, S. Salahuddin, et al., "Proposal for an all-spin logic device with built-in memory," Nature Nanotechnol., vol. 5, no. 4, pp. 266-270, 2010.
11. C. Augustine, A. Raychowdhury, B. Behin-Aein, et al., "Numerical analysis of domain wall propagation for dense memory arrays," in Proc. IEEE IEDM, Dec. 2011, pp. 11-14.