An optimisation algorithm for minimising energy dissipation in NoC-based hard real-time embedded systems

ACM International Conference Proceeding Series

Volumn , Issue , 2013, Pages 3-12

  Mohd Sayuti, M Norazizi Sham ^a   Indrusiak, Leandro Soares ^a   Garcia Ortiz, Alberto ^b  

^a UNIVERSITY OF YORK   (United Kingdom)

^b UNIVERSITY OF BREMEN   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

EARLY DESIGN STAGES; FITNESS FUNCTIONS; HARD REAL-TIME EMBEDDED SYSTEMS; HARD REAL-TIME SYSTEMS; NETWORKS ON CHIPS; OPTIMISATION TECHNIQUES; STATE-OF-THE-ART APPROACH; TASK ALLOCATION;

ALGORITHMS; ENERGY DISSIPATION; MULTIOBJECTIVE OPTIMIZATION;

REAL TIME SYSTEMS;

EID: 84893481150     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2516821.2516844     Document Type: Conference Paper

References (18)

1. G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In CODES+ISSS, 2004.
2. N. Audsley, A. Burns, M. Richardson, K. Tindell, and A. Wellings. Applying new scheduling theory to static priority pre-emptive scheduling. Software Engineering Journal, 8(5):284-292, 1993.
3. K. Deb, A. Pratap, S. Agarwal, and T. Meyarivan. A Fast and Elitist Multiobjective Genetic Algorithm: NSGA-II. IEEE Transactions on Evolutionary Computation, 6(2):182-197, April 2002. (Pubitemid 34555372)
4. J. Garcia and M. Harbour. Optimized priority assignment for tasks and messages in distributed hard real-time systems. In Third Workshop on Parallel and Distributed Real-Time Systems, 1995.
5. A. Garcia-Ortiz, L. Indrusiak, T. Murgan, and M. Glesner. Low-power coding for networks-on-chip with virtual channels. Journal of Low Power Electronics, 5(1):77-84, 2009.
6. R. K. Jena and G. K. Sharma. A multi-objective evolutionary algorithm based optimization model for network-on-chip synthesis. In ITNG, 2007.
7. P. Mesidis and L. Indrusiak. Genetic mapping of hard real-time applications onto NoC-based MPSoCs: A first approach. In ReCoSoC, 2011.
8. T. Murgan, P. B. Bacinschi, S. Pandey, A. G. Ortiz, and M. Glesner. On the necessity of combining coding with spacing and shielding for improving performance and power in very deep sub-micron interconnects. In PATMOS, volume 4644 of Lecture Notes in Computer Science. Springer, 2007.
9. N. Nedjah, M. Silva, and L. Mourelle. Customized computer-aided application mapping on NoC infrastructure using multi-objective optimization. JSA, 57(1):79 - 94, 2011.
10. G. Palermo, C. Silvano, and V. Zaccaria. Respir: A response surface-based pareto iterative refinement for application-specific design space exploration. IEEE TCAD, 28(12):1816-1829, 2009.
11. M. Palesi, G. Ascia, F. Fazzino, and V. Catania. Data encoding schemes in networks on chip. IEEE TCAD, 30(5):774 -786, 2011.
12. V. Pareto. Cours d'economie politique. Librairie Droz, 1964.
13. J. Postman, T. Krishna, C. Edmonds, L.-S. Peh, and P. Chiang. Swift: A low-power network-on-chip implementing the token flow control router architecture with swing-reduced interconnects. IEEE TVLSI, 21(8):1432-1446, 2013.
14. A. Racu and L. Indrusiak. Using genetic algorithms to map hard real-time on NoC-based systems. In ReCoSoC, 2012.
15. M. N. S. M. Sayuti and L. S. Indrusiak. Real-time low-power task mapping in networks-on-chip. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2013.
16. J. Seo, D. Sylvester, D. Blaauw, H. Kaul, and R. Krishnamurthy. A robust edge encoding technique for energy-efficient multi-cycle interconnect. In ISLPED. IEEE, 2007.
17. Z. Shi, A. Burns, and L. Indrusiak. Schedulability analysis for real time on-chip communication with wormhole switching. IJERTCS, 1(2):1-22, 2010.
18. W. Zhou, Y. Zhang, and Z. Mao. Pareto based multi-objective mapping ip cores onto NoC architectures. In APCCAS, 2006.