On the necessity of combining coding with spacing and shielding for improving performance and power in very deep sub-micron interconnects

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4644 LNCS, Issue , 2007, Pages 242-254

  Murgan, T ^a   Bacinschi, P B ^a   Pandey, S ^b   Ortiz, A García ^c   Glesner, M ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

^b UNIVERSITY OF BREMEN   (Germany)

^c Anafocus   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CROSSTALK; ELECTRIC POWER UTILIZATION; ENCODING (SYMBOLS); SIGNAL ENCODING;

CODING SCHEME; ENCODING SCHEMES; IMPROVING PERFORMANCE; THEORETICAL FRAMEWORK; THROUGHPUT IMPROVEMENT; VERY DEEP SUB MICRONS;

SHIELDING;

EID: 37849039546     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-74442-9_24     Document Type: Conference Paper

References (20)

1. Benini, L., Macii, A., Macii, E., Poncino, M., Scarsi, R.: Architectures and Synthesis Algorithms for Power-Efficient Bus Interfaces. IEEE Trans. on Computer-Aided Design (CAD) of Integrated Circuits and Systems 19(9), 969-980 (2000)
2. El-Moursy, M.A., Friedman, E.G.: Interconnect-Centric Design for Advanced SoC and NoC In: Design Methodologies for On-Chip Inductive Interconnects, pp. 85-124. Kluwer, Dordrecht, The Netherlands (2004)
3. Garcia Ortiz, A., Murgan, T., Kabulepa, L.D., Indrusiak, L.S., Glesner, M.: High-Level Estimation of Power Consumption in Point-to-Point Interconnect Architectures. J. of Integrated Circuits and Systems 1(1), 23-31 (2004)
4. Hirose, K., Yasuura, H.: A Bus Delay Reduction Technique Considering Crosstalk. In: Design Automation and Test in Europe (DATE), Paris, France, March 2000, pp. 441-445 (2000)
5. Ismail, Y.I., Friedman, E.G.: On-Chip Inductance in High Speed Integrated Circuits. Kluwer, Norwell, Massachusetts (2001)
6. Konstantakopoulos, T.K.: Implementation of Delay and Power Reduction in Deep Sub-Micron Buses Using Coding. Master's thesis, Massachusetts Inst, of Technology (May 2002)
7. LaMeres, B.J., Khatri, S.P.: Bus Stuttering: An Encoding Technique to Reduce Inductive Noise in Off-Chip Data Transmission. In: Design Automation and Test in Europe (DATE), Munich, Germany, March 2006, pp. 522-527 (2006)
8. Massoud, Y., Kawa, J., MacMillen, D., White, J.: Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-talk, In: Design Automation Conf (DAC), Las Vegas, Nevada, June 2001, pp. 804-809 (2001)
9. Murgan, T.: High-Level Optimization of Performance and Power in Very Deep Sub-Micron Technologies. WiKu-Verlag, Duisburg-Cologne, Germany (2007)
10. Murgan, T., Bacinschi, P.B., Garcia Ortiz, A., Glesner, M.: Partial Bus-Invert Bus Encoding Schemes for Low-Power DSP Systems Considering Inter-Wire Capacitance. In: Vounckx, J., Azemard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol. 4148, pp. 169-180. Springer, Heidelberg (2006)
11. Murgan, T., Momeni, M., Garcia Ortiz, A., Glesner, M.: A High-Level Compact Pattern-Dependent Delay Model for High-Speed Point-to-Point Interconnects. In: Intl. Conf. on Computer-Aided Design (ICCAD), San Jose, California, November 2006, pp. 323-328 (2006)
12. Rabaey, J.M., Chandrakasan, A., Nikolić, B.: Digital Integrated Circuits. A Design Perspective, 2nd edn. Prentice-Hall, Upper Saddle River, New Jersey (2003)
13. Rao, R.R., Deogun, H.S., Blaauw, D., Sylvester, D.: Bus Encoding for Total Power Reduction Using a Leakage-Aware Buffer Configuration. IEEE Trans. on Very Large Scale Integration (VLSI) Systems 13(12), 1376-1383 (2005)
14. Sotiriadis, P.P.: Interconnect-Centric Design for Advanced SoC and NoC In: Power Reduction Coding for Buses, pp. 177-206. Kluwer, Dordrecht, The Netherlands (2004)
15. Sotiriadis, P.P., Chandrakasan, A.P.: Reducing Bus Delay in Submicron Technology Using Coding. In: Asia and South Pacific Design Automation Conf (ASPDAC), Yokohama, Japan, January-February 2001, pp. 109-114 (2001)
16. Sotiriadis, P.P., Chandrakasan, A.P.: A Bus Energy Model for Deep-Submicron Technology. IEEE Trans. on Very Large Scale Integration (VLSI) Systems 10(3), 341-350 (2002)
17. Sridhara, S.R., Ahmed, A., Shanbhag, N.R.: Area and Energy-Efficient Crosstalk Avoidance Codes for On-Chip Buses. In: Intl. Conf. on Computer Design (ICCD), San Jose, California, October 2004, pp. 12-17 (2004)
18. Stan, M.R., Burleson, W.P.: Bus-Invert Coding for Low-Power I/O. IEEE Trans. on Very Large Scale Integration (VLSI) Systems 3(1), 49-58 (1995)
19. Stan, M.R., Burleson, W.P.: Low-Power Encodings for Global Communication in CMOS VLSI. IEEE Trans. on Very Large Scale Integration (VLSI) Systems 5(4), 444-455 (1997)
20. Victor, B., Keutzer, K.: Bus Encoding to Prevent Crosstalk Delay. In: Intl. Conf. on Computer-Aided Design (ICCAD), San Jose, California, November 2001, pp. 57-69 (2001)