A fully integrated architecture for fast and accurate programming of floating gates over six decades of current

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 19, Issue 6, 2011, Pages 953-962

  Basu, Arindam ^a   Hasler, Paul E ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Floating gate programming; floating point analog to digital converter (ADC); hot electron injection; logarithmic compression; low power; programmable analog

Indexed keywords

ANALOG TO DIGITAL CONVERTERS; FLOATING-GATE PROGRAMMING; LOGARITHMIC COMPRESSION; LOW POWER; PROGRAMMABLE ANALOGS;

ANALOG TO DIGITAL CONVERSION; BANDPASS FILTERS; DIFFERENTIAL AMPLIFIERS; DIGITAL ARITHMETIC; DIGITAL TO ANALOG CONVERSION; FEATURE EXTRACTION; HOT ELECTRONS; OPTICAL PROPERTIES; VOLTAGE CONTROL;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 80255139096     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2010.2042626     Document Type: Article

References (20)

1. C. M. Twigg and P. E. Hasler, "A large-scale Reconfigurable Analog Signal Processor (RASP) IC," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2006, pp. 5-8. (Pubitemid 351246310)
2. G. Serrano, P. D. Smith, H. J. Lo, R. Chawla, T. Hall, C. Twigg, and P. Hasler, "Automatic rapid programming of large arrays of floating gate elements," in Proc. Int. Symp. Circuits Syst.,May 2004, vol. 1, pp. 373-376.
3. A. Bandyopadhyay, G. Serrano, and P. Hasler, "Adaptive algorithm using hot-electron injection for programming analog computational memory elements within 0.2% of accuracy over 3.5 Decades," IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2107-2114, Sep. 2006. (Pubitemid 44335019)
4. A. Basu and P. E. Hasler, "A fully integrated architecture for fast programming of floating gates," in Proc. Int. Symp. Circuits Syst., May 2007, pp. 957-960. (Pubitemid 47448665)
5. A. Basu, C. Twigg, S. Brink, P. Hasler, C. Petre, S. Ramakrishnan, S. Koziol, and C. Schlottman, "RASP 2.8: A new generation of floatinggate based field programmable analog array," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2008, pp. 213-216.
6. B. Minch, "A low-voltage MOS cascode bias circuit for all current levels," in Proc. Int. Symp. Circuits Syst., May 2002, vol. 3, pp. 619-622.
7. A. van den Bosch, M. A. F. Borremans, M. S. J. Steyaert, and W. Sansen, "A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001. (Pubitemid 32302971)
8. A. Basu, R. Robucci, and P. Hasler, "A low-power, compact, adaptive logarithmic transimpedance amplifier operating over seven decades of current," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 49, no. 10, pp. 2167-2177, Oct. 2007. (Pubitemid 350141864)
9. Y. Tsividis, Operation and Modeling of the MOS Transistor. Boston, MA: McGraw-Hill, 2002.
10. G. Serrano and P. Hasler, "A precision low-TC wide-range CMOS current reference," IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 558-565, Feb. 2008. (Pubitemid 351190223)
11. B. Ahuja, H. Vu, C. Laber, and W. Owen, "A very high precision 500-nA CMOS floating-gate analog voltage reference," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2364-2372, Dec. 2005. (Pubitemid 41789133)
12. V. Srinivasan, G. Serrano, J. Gray, and P. Hasler, "A precision CMOS amplifier using floating-gate transistors for offset cancellation," IEEE J. Solid-State Circuits, vol. 42, no. 2, pp. 280-291, Feb. 2007. (Pubitemid 46374513)
13. V. Srinivasan, G. Serrano, C. Twigg, and P. Hasler, "A floating-gate based programmable CMOS reference," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 12, pp. 3448-3456, Dec. 2008.
14. V. Srinivasan, "Programmable analog techniques for precision analog circuits, low-power signal processing and on-chip learning," Ph.D. dissertation, Sch. Elect. Comput. Eng., Georgia Inst. Technol., Atlanta, Aug. 2006.
15. Y.Wong, M. Cohen, and P. Abshire, "A floating-gate comparator with automatic offset adaptation for 10-bit data conversion," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 7, pp. 1316-1326, Jul. 2005. (Pubitemid 41081624)
16. S. Chakrabartty and G. Cauwenberghs, "Fixed-current method for programming large floating-gate arrays," in Proc. Int. Symp. Circuits Syst., May 2005, pp. 3934-3937.
17. S. Kinoshita, T. Morie, M. Nagata, and A. Iwata, "A PWM analog memory programming circuit for floating-gate MOSFETs with 75-μs programming time and 11 bit updating resolution," IEEE J. Solid-State Circuits, vol. 36, no. 8, pp. 1286-1290, Aug. 2001. (Pubitemid 33142049)
18. J. Hyde, T. Humes, C. Diorio, M. Thomas, and M. Figueroa, "A 300-MS/s 14-bit digital-to-analog converter in logic CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 5, pp. 734-740, May 2003.
19. M. Cohen and G. Cauwenberghs, "Floating-gate adaptation for focalplane online nonuniformity correction," IEEE Trans. Circuits Syst. II, Brief Papers, vol. 48, no. 1, pp. 83-89, Jan. 2001. (Pubitemid 32400268)
20. H. V. Tran, T. Blyth, D. Sowards, L. Engh, B. Nataraj, T. Dunne, H. Wang, V. Sarin, T. Lam, H. Nazarian, and G. Hu, "A 2.5 V 256-level non-volatile analog storage device using EEPROM technology," in Proc. Int. Solid State Circuits Conf., Feb. 1996, pp. 270-271.