Ultra low power associative computing with spin neurons and resistive crossbar memory

Proceedings - Design Automation Conference

Volumn , Issue , 2013, Pages

  Sharad, Mrigank ^a   Fan, Deliang ^a   Roy, Kaushik ^a  

^a Purdue University   (United States)

Author keywords

Emerging circuits and devices; Magnets; Memory; Spin transfer torque; Spintronics

Indexed keywords

ASSOCIATIVE MEMORY; CROSS-BAR MEMORY; EMERGING CIRCUITS AND DEVICES; ENERGY EFFICIENT; LOW POWER; LOW-VOLTAGE; SPIN TRANSFER TORQUE; ULTRA LOW POWER;

ASSOCIATIVE PROCESSING; COMPUTER AIDED DESIGN; DATA STORAGE EQUIPMENT; FACE RECOGNITION; MAGNETOELECTRONICS; MAGNETS; NEURONS;

ANALOG CIRCUITS;

EID: 84879876861     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/2463209.2488866     Document Type: Conference Paper

References (26)

1. Sangho Shin et al, "Memristor-Based Fine Resolution Programmable Resistance and Its Applications", ISCAS, 2009.
2. R. Berdan et al., "High precision analogue memristor state tuning" Electronics Letters, 2012.
3. Feng Miao et al., "Continuous Electrical Tuning of the Chemical Composition of TaOx- Based Memristors" ACS Nano, 2012.
4. K. Likharev et al., "Biologically Inspired Computing in CMOL CrossNets", 2009.
5. J. Turel et al., "Neuromorphic architectures for nanoelectronic circuits", Int. J. Circ. Theor. Appl. 2004.
6. S. H. Jo et al., "High-Density Crossbar Arrays Based on a Si Memristive System", Nano Letters, 2009.
7. S. H. Jo et al, "CMOS Compatible Nanoscale Nonvolatile Resistance Switching Memory", ASC, 2008.
8. L. Gao et al., "Analog-Input Analog-Weight Dot-Product Operation with Ag/a-Si/Pt Memristive Devices", VLSISOC, 2012.
9. B. Mouttet, " Proposal for Memristors in Signal Processing", Nano Net, 2009.
10. D. Morris et al., "mLogic: Ultra-Low Voltage Non-Volatile Logic Circuits Using STT- MTJ Devices" DAC, 2012.
11. M. Hu et al., "Hardware Realization of BSB Recall Function Using Memristor Crossbar Arrays", DAC 2012.
12. C. K. Lim, "Domain wall displacement induced by subnanosecond pulsed current", App. Phy. Lett., 2004.
13. J. Vogel et al., "Direct Observation of Massless Domain Wall Dynamics in Nanostripes with Perpendicular Magnetic Anisotropy", arXiv:1206.4967v1, 2012.
14. Ngo et al., " Direct Observation of Domain Wall Motion Induced by Low- Current Density in TbFeCo Wires", Applied Physics Express, 2011.
15. S. Fukami et al., "Low-current perpendicular domain wall motion cell for scalable high-speed MRAM, " VLSI Tech. Symp, 2009.
16. P. R. Kinget, "Device Mismatch and Tradeoffs in the Design of Analog Circuits" JSSC, 2005.
17. Andreas et al., " A CMOS Analog Winner-Take-All Network for Large- Scale Applications", IEEE TCAS, 1998.
18. DŁugosz et al., " Low power current-mode binary-tree asynchronous Min/Max circuit", Microelectronics Journal, 2009.
19. Sani R. Nassif, "Process Variability at the 65nm node and Beyond" CICC, 2008.
20. M. Sharad, et al, "Spin Neurons for ultra low power computational hardware", DRC, 2012.
21. M. Sharad, et. al, "Boolean and Non-Boolean Computing with Spin Devices", IEDM, 2012.
22. M. Sharad, et al, "Ultra Low Energy Analog Image Processsing Using Spi Neurons", International. Syposium on Nanoscale Architecture, 2012.
23. M. Sharad et al, " Cogitive Computing Using Spin-Based Neurons", DAC, 2012.
24. M. Sharad et al, " Proposal for Neuromorphic Hardware Using Spin-Based Devices", arXiv:1206.3227v4 [cond-mat.dis-nn], 2012.
25. Duda, R. O.; Hart, P. E.; and Stork, D. G. Pattern Classification; John Wiley & Sons: 2000.
26. http://www.cl.cam.ac.uk/research/dtg/attarchive/facedatabase.html.