Embedded system design: Modeling, synthesis and verification

Embedded System Design: Modeling, Synthesis and Verification

Volumn , Issue , 2006, Pages 1-352

  Gajski, Daniel D ^a   Gerstlauer, Andreas ^b   Abdi, Samar ^a   Schirner, Gunar ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 84892199425     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4419-0504-8     Document Type: Book

References (199)

1. Samar Abdi and Daniel Gajski. Functional validation of system level model transformations. International Journal of Parallel Programming, 34(1):29-59, February 2006
2. Samar Abdi, Dongwan Shin, and Daniel Gajski. Automatic communication refinement for system level design. In Design Automation Conference, pages 300-305, 2003
3. Accellera. RTL Semantics: Draft Specification, Version 0.8. Working Group of the Architectural Language Committee, February 2001
4. Advanced RISC Machines Ltd. (ARM). AMBA Specification (Revision 2.0), 1999. ARM IHI 0011A.
5. Perry Alexander. System Level Design with Rosetta. Morgan Kaufmann, 2006
6. Charles Andrá. Representation and analysis of reactive behaviors: A synchronous approach. In Computational Engineering in System Applications (CESA), Lille, France, July 1996
7. Peter J. Ashenden. The Designer's Guide to VHDL. Morgan Kaufmann, December 1995
8. Motor Industry Research Association. MISRA-C 2004: Guidelines for the Use of the C Language in Critical Systems. 2004
9. AUTOSAR Partnership. Autosar: Automotive open system architecture. http://www. autosar.org/
10. M. Balakrishnan and P. Marwedel. Integrated scheduling and binding: A synthesis approach for design space exploration. In Design Automation Conference, pages 68-74, Las Vegas, NV, June 1989
11. Felice Balarin, Massimiliano Chiodo, Paolo Giusto, Harry Hsieh, Attila Jurecska, Luciano Lavagno, Claudio Passerone, Alberto Sangiovanni-Vincentelli, Ellen Sentovich, Kei Suzuki, and Bassam Tabbara. Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Publishers, 1997
12. Felice Balarin, Harry Hsieh, Luciano Lavagno, Claudio Passerone, Alessandro Pinto, Alberto Sangiovanni-Vincentelli, Yosinori Watanabe, and Guang Yang. Metropolis: A design environment for heterogeneous systems. In Wayne Wolf and Ahmed Jerraya, editors, Multiprocessor Systems-on-Chips. Morgan Kaufmann, 2004
13. M. Barbacci. Instruction set processor specification (isps): The notation and its application. IEEE Transactions on Computers, C-30(1):24-40, January 1981
14. M. R. Barbacci. A comparison of register transfer level languages for describing computers and other digital systems. IEEE Transactions on Computers, C-24(2), February 1975
15. M. R. Barbacci. Instruction set processor specifications for simulation, evaluation, and synthesis. In Design Automation Conference, pages 64-72, San Diego, CA, United States, 1979
16. C. G. Bell and A. Newell. Computer Structures: Readings and Examples. McGraw-Hill, 1971
17. Rudy Belliardi, Ben Brosgol, Peter Dibble, David Holmes, and Andy Wellings. The Real-Time Specification for Java, 2006
18. Albert Beneviste, Paul Caspi, Stephen A. Edwards, Nicolas Halbwachs, Paul Le Guernic, and Robdert de Simone. The synchronous languages twelve years later. Proceedings of the IEEE, 91(1):64-83, January 2003
19. L. Bening and H. Foster. Principles of Verifiable RTL Design. Kluwer Academic Publishers, 2000
20. Luca Benini, Davide Bertozzi, Alessandro Bogliolo, Francsco Menichelli, and Mauro Olivieri. MPARM: Exploring the multi-processor SoC design space with SystemC. Journal of VLSI Signal Processing, 41(2):169-182, September 2005
21. Gerard Berry. The foundations of Esterel. In Gordon Plotkin, Colin Stirling, and Mads Tofte, editors, Proof, Language, and Interaction: Essays in Honor of Robin Milner. MIT Press, 2000
22. Greet Bilsen, Marc Engels, Rudy Lauwereins, and Jean Peperstraete. Cyclo-static dataflow. IEEE Transactions on Signal Processing, 44(2):397-408, February 1996
23. Grady Booch, Ivar Jacobson, and James Rumbaugh. Uniád Modeling Language (UML) Specification, Version 1.5. Object Management Group (OMG), March 2003
24. Aimen Bouchhima, Iuliana Bacivarov,WassimYoussef, Marius Bonaciu, and Ahmed A. Jerraya. Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration. In Asia and South Pacific Design Automation Conference (ASPDAC), Shanghai, China, January 2005
25. R. K. Brayton, R. Camposano, G. De Micheli, R.H.J.M. Otten, and J. Van Eijndhoven. The yorktown silicon compiler system. In Daniel D. Gajski, editor, Silicon Compilation. Addison-Wesley, 1988
26. Forrest D. Brewer and Daniel D. Gajski. An expert-system paradigm for design. In Design Automation Conference, pages 203-509, Las Vegas, NV, June 1986
27. R.E. Bryant. Graph-based algorithms for boolean function manipulation. IEEE Transactions on Computer, C-35(8):677-691, August 1986
28. Joseph Buck, Soonhoi Ha, Edward A. Lee, and David G. Messerschmitt. Ptolemy: A framework for simulating and prototyping heterogeneous systems. International Journal of Computer Simulation, Special Issue on Simulation Software Development, 4:155-182, April 1994
29. David R. Butenhof. Programming with POSIX Threads. Addison-Wesley, 1997
30. Giorgio C. Buttazzo. Hard Real-Time Computing Systems. Kluwer Academic Publishers, 1999
31. Lukai Cai and Daniel Gajski. Transaction level modeling: An overview. In International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS), Newport Beach, CA, USA, October 2003
32. Lukai Cai, Andreas Gerstlauer, and Daniel Gajski. Retargetable profiling for rapid, early system-level design space exploration. In Design Automation Conference, San Diego, CA, USA, June 2004
33. Jean-Paul Calvez. Embedded Real-Time Systems: A Specification and Design Methodology. John Wiley and Sons, 1993
34. Raul Camposano. Path-based scheduling for synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 10(1):85-93, January 1991
35. Raul Camposano and Wayne Wolf (editors). High-Level VLSI Synthesis. Kluwer Academic Publishers, 1991
36. Raul Camposano and Wolfgang Rosenstiel. A design environment for the synthesis of integrated circuits. In EUROMICRO Symposium on Microprocessing and Microprogramming, Brussels, Belgium, September 1985
37. Carbon Design Systems. Carbon SoC Designer. http://www. carbondesignsystems. com/
38. Celoxica Ltd. Handel-C Language Reference Manual, 2005
39. Center for Embedded Computer Systems (CECS). Embedded System Environment, Center for Embedded Computer Systems, University of California, Irvine. http://www. cecs.uci.edu/áse, 2008
40. Center for Embedded Computer Systems (CECS). NISC Technology. http://www.cecs. uci.edu/finisc/, 2008
41. D. Chen, J. Cong, Y. Fan, G. Han, W. Jiang, and Z. Zhang. xpilot: A platform-based behavioral synthesis system. In SRC Techcon Conference, October 2005
42. E. M. Clarke, O. Grumberg, and D. A. Peled. Model Checking. MIT Press, January 2000
43. CoFluent Design. CoFluent Studio. http://www.co-uentdesign.com/
44. Lockheed Martin Corporation. JSF Air Vehicle C++ Coding Standards for the System Development and Demonstration Program, 2005
45. P. Coussy and A. Morawiec, editors. High-Level Synthesis: From Algorithm to Digital Circuit. Springer, 2008
46. CoWare. http://www.coware.com/
47. G. de Jong. A uml-based design methodology for real-Time and embedded systems. In IEEE International Conference Design and Test in Europe (DATE), pages 776-779, Paris, France, March 2002
48. S. Devadas, H.K. T. Ma, and A. R. Newton. On the verification of sequential machines at different levels of abstraction. In Design Automation Conference, pages 271-276, Miami Beach, FL, USA, June 1987
49. Srinivas Devadas and A. Richard Newton. Algorithm for allocation in data path synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 8(7):768-781, July 1989
50. S.W. Director, A. C. Parker, D. P. Siewiorek, and D. E. Thomas. A design methodology and computer design aids for digital vlsi systems. IEEE Transactions on Circuits and Systems, 28(7):634-645, July 1981
51. Rainer Dömer, Andreas Gerstlauer, and Daniel Gajski. SpecC Language Reference Manual, Version 2.0. SpecC Technology Open Consortium (STOC), 2002
52. Rainer Dömer, Andreas Gerstlauer, Junyu Peng, Dongwan Shin, Lukai Cai, Haobo Yu, Samar Abdi, and Daniel Gajski. System-on-Chip Environment: A SpecC-based Framework for Heterogeneous MPSoC Design. EURASIP Journal on Embedded Systems (JES), 2008(647953):13, 2008
53. dSPACE (Digital Signal Processing And Control Engineering). TargetLink. http://www. dspace.com/
54. Bruce Eckel. Thinking in Java. Prentice-Hall, Upper Saddle River, N.J., 2003
55. Stephen A. Edwards. Languages for Digital Embedded Systems. Kluwer Academic Publishers, 2000
56. J. P. Elliot. Understanding Behavioral Synthesis: A Practical Guide to High-Level Design. Kluwer Academic Publishers, 1999
57. Esterel Technologies. Scade suite. http://www.esterel-Technologies.com/
58. Forte Design Systems. Cynthesizer. http://www.forteds.com/, 2008
59. Eclipse Foundation. Eclipse. http://www.eclipse.org/
60. D. Gajski and R. Kuhn. New vlsi tools. Computer Magazine, pages 11-14, December 1983
61. Daniel Gajski, Nikil Dutt, AllanWu, and Steve Lin. High-Level Synthesis: Introduction to Chip and System Design. Kluwer Academic Publishers, 1992
62. Daniel D. Gajski. Principles of Digital Design. Prentice-Hall, September 1996
63. Daniel D. Gajski, Frank Vahid, Sanjiv Narayan, and Jie Gong. Specification and Design of Embedded Systems. Prentice-Hall, July 1994
64. Daniel D. Gajski, FrankVahid, Sanjiv Narayan, and Jie Gong. SpecSyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design. IEEE Transactions on Very Large Scale Integrated Systems (TVLSI), 6(1):84-100, March 1998
65. Daniel D. Gajski, Jianwen Zhu, Rainer Doemer, Andreas Gerstlauer, and Shuqing Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, March 2000
66. Lovic Gauthier, SungjooYo, and Ahmed A. Jerraya. Automatic Generation andTargeting of Application-Specific Operating Systems and Embedded Systems Software. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(11), November 2001
67. Geensys. Autosar builder. http://www.geensys.com/
68. Marc Geilen andTwan Basten. Requirements on the execution of Kahn process networks. In European Symposium on Programming (ESOP), pages 319-334, Warsaw, Poland, April 2003
69. Gentleware. Poseidon for uml. http://www.gentleware.com/
70. Patrice Gerin, Sungjoo Yoo, Gabriela Nicolescu, and Ahmed A. Jerraya. Scalable and áxible cosimulation of SoC designs with heterogeneous multiprocessor target architectures. In Asia and South Pacific Design Automation Conference (ASP-DAC),Yokohama, Japan, January 2001
71. Andreas Gerstlauer. Modeling Flow for Automated System Design and Exploration. PhD thesis, Information and Computer Science, University of California, Irvine, May 2004
72. Andreas Gerstlauer, Rainer Dömer, Junyu Peng, and Daniel D. Gajski. System Design: A Practical Guide with SpecC. Kluwer Academic Publishers, 2001
73. Andreas Gerstlauer, Junyu Peng, Dongwan Shin, Daniel Gajski, Atsushi Nakamura, Dai Araki, and Yuuji Nishihara. Specify-Explore-Refine (SER): From specification to implementation. In Proceedings of the Design Automation Conference (DAC), pages 586-591, Anaheim, CA, USA, June 2008
74. Andreas Gerstlauer, Dongwan Shin, Junyu Peng, Rainer Doemer, and Daniel Gajski. Automatic, layer-based generation of system-on-chip bus communication models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(9):1676-1687, September 2007
75. Andreas Gerstlauer, Haobo Yu, and Daniel D. Gajski. RTOS modeling for system level design. In Ahmed A. Jerraya, Sungjoo Yu, Norbert Wehn, and Diedrik Verkest, editors, Embedded Software for SoC. Springer, September 2003
76. Andreas Gerstlauer, Shuqing Zhao, Daniel Gajski, and Arkady Horak. Specc systemlevel design methodology applied to the design of a gsm vocoder. In SASIMI, 2000
77. Frank Ghenassia, editor. Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer, November 2005
78. Gordon. Specification and verification of hardware, October 1992
79. James Gosling, Bill Joy, Guy L. Steele Jr., and Gilad Bracha. The Java Language Specification. Addison-Wesley, third edition, 2005
80. William Gropp, Ewing Lusk, and Anthony Skjellum. Using MPI: Portable Parallel Programming with the Message Passing Interface. MIT Press, second edition, 1999
81. Torsten Grötker, Stan Liao, Grant Martin, and Stuart Swan. System Design with SystemC. Springer, 2002
82. Yuri Gurevich. Evolving algebras 1993: Lipari guide. In Egon Börger, editor, Specifi-cation and Validation Methods. Oxford University Press, 1995
83. Soonhoi Ha, Sungchan Kim, Choonseung Lee, Youngmin Yi, Seongnam Kwon, and Young-Pyo Joo. PeaCE: A hardware-software codesign environment of multimedia embedded systems. ACM Transactions on Design Automation of Electronic Systems (TODAES), 12(3):1.25, 2007
84. L. Hafer and A. C. Parker. Register transfer level automatic digital design: The allocation process. In Design Automation Conference, Las Vegas, NV, United States, June 1978
85. Nicolas Halbwachs, Paul Caspi, Pascal Raymond, and Daniel Pilaud. The synchronous dataflow programming language Lustre. Proceedings of the IEEE, 79(9):1305-1320, September 1991
86. David Harel. Statecharts: Avisual formalism for complex systems. Science of Computer Programming, 8(3):231-274, June 1987
87. David Harel and Amnon Naamad. The STATEMATE semantics of Statecharts. ACM Transactions on Software Engineering and Methodology (TOSEM), 5(4):293-333, October 1996
88. Graham Hellestrand. The engineering of supersystems. IEEE Computer, 38(1):103-105, January 2005
89. F. Herrera, H. Posadas, P. Sanchez, and E. Villar. Systematic Embedded Software Generation from SystemC. In Proceedings of the Design Automation and Test Conference in Europe, Munich, Germany, March 2003
90. C. A. R. Hoare. Communicating Sequential Processes. Prentice-Hall, 1985
91. Andreas Hoffmann, Heinrich Meyr, and Rainer Leupers. Architecture Exploration for Embedded Processors with LISA. Kluwer Academic Publishers, 2003
92. Matthias Homann. OSEK: Betriebssystem-Standard f ür Automotive und Embedded Systems. mitp-Verlag, 2 edition, 2005
93. Yonghyun Hwang, Samar Abdi, and Daniel Gajski. Cycle-Approximate retargetable performance estimation at the transaction level. In IEEE International Conference Design and Test in Europe (DATE), pages 3.8, Munich, Germany, March 2008
94. IBM. Telelogic rhapsody. http://www.ibm.com/
95. MathWorks Inc. MATLAB and Simulink Student Edition. Pearson, 2008
96. National Instruments Inc. and Robert H. Bishop. LabVIEW Student Edition. Prentice-Hall, 2007
97. Tensilica Inc. Xtensa xplorer design environment. http://tensilica.com/
98. International Organization for Standardization. Reference Model of Open System Interconnection (OSI), second edition, 1994. ISO/IEC 7498 Standard
99. International Technology Roadmap for Semiconductors (ITRS). ITRS Home. http: //www.itrs.net/, 2008
100. R. S. Janka. Specification and Design Methodology for Real-Time Embedded Systems. Kluwer Academic Publishers, 2004
101. Axel Jantsch. Modeling Embedded Systems and SoCs: Concurrency and Time in Models of Computation. Morgan Kaufmann, 2004
102. A. A. Jerraya, H. Ding, P. Kission, and M. Rahmouni. Behavioral Synthesis and Component Reuse with VHDL. Kluwer Academic Publishers, 1997
103. Ahmed A. Jerraya. Long term trends for embedded system design. In EUROMICRO Symposium on Microprocessing and Microprogramming, pages 20-26, Rennes, France, September 2004
104. Gilles Kahn. The semantics of a simple language for parallel programming. In Information Processing, pages 471-475, Stockholm, Sweden, August 1974
105. Joachim Keinert, Martin Streubühr, Thomas Schlichter, Joachim Falk, Jens Gladigau, Christian Haubelt, Jürgen Teich, and Mike Meredith. SystemCoDesigner-An automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications. ACM Transactions on Design Automation of Electronic Systems (TODAES), 14(1):1.23, 2009
106. Brian Kernighan and Dennis Ritchie. The C programming language. Prentice-Hall, Englewood Cliffs, NJ, 1988
107. Kurt Keutzer, Sharad Malik, Richard A. Newton, Jan M. Rabaey, and Alberto Sangiovanni-Vincentelli. System-level design: Orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 19(12):1523-1543, December 2000
108. A. A. Khan, Carolyn McCreary, and M. S. Jones. A comparison of multiprocessor scheduling heuristics. In International Conference on Parallel Processing, pages 243. 250, 1994
109. Wolfgang Klingauf, Robert Günzel, Oliver Bringmann, Pavel Parfuntesu, and Mark Burton. GreenBus: A generic interconnect fabric for transaction-level modeling. In Design Automation Conference, San Francisco, CA, USA, July 2006
110. D. W. Knapp. Behavioral Synthesis: Digital System Design Using the Synopsys Behavioral Compiler. Prentice-Hall, 1996
111. Hermann Kopetz. Real-Time Systems: Design Principles for Distributed Applications. Kluwer Academic Publishers, 1997
112. Matthias Krause, Oliver Bringmann, and Wolfgang Rosenstiel. Target software generation: An approach for automatic mapping of SystemC specifications onto real-Time operating systems. 10(4):229-251, December 2005
113. T. Kropf. Introduction to Formal Hardware Verification. Springer, 1999
114. D. Ku and G. De Micheli. High Level Synthesis of ASICs under Timing and Synchronization Constraints. Kluwer Academic Publishers, 1992
115. Seongnam Kwon, Yongjoo Kim, Woo-Chul Jeun, Soonhoi Ha, and Yunheung Paek. A retargetable parallel programming framework for MPSoC. ACMTransactions on Design Automation of Electronic Systems (TODAES), 13(3), 2008
116. Luciano Lavagno, Grant Martin, and Bran Selic, editors. UML for Real: Design of Embedded Real-Time Systems. Kluwer Academic Publishers, Norwell, MA, USA, 2003
117. Luciano Lavagno, Alberto Sangiovanni-Vincentelli, and Ellen Sentovich. Models of computation for embedded system design. In Ahmed Jerraya and Jean Mermet, editors, System-Level Synthesis. Kluwer Academic Publishers, 1999
118. Edward A. Lee. Consistency in dataflow graphs. IEEE Transactions on Parallel and Distributed Systems, 2(2):223-235, April 1991
119. Edward A. Lee. The problem with threads. IEEE Computer, 39(5):33-42, May 2006
120. Edward A. Lee and David G. Messerschmitt. Synchronous data flow. Proceedings of the IEEE, 75(9):1235-1245, September 1987
121. INMOS Limited. Occam 2 Reference Manual. Prentice-Hall, 1988
122. Joe S. Lis and Daniel D. Gajski. Synthesis from vhdl. In IEEE International Conference on Computer Design, 1988
123. Lucky Lo Chi Yu Lo and Samar Abdi. Automatic systemc tlm generation for custom communication platforms. In International Conference on Computer Design, pages 41-46, 2007
124. H. De Man, J. Rabaey, P. Six, and L. Claesen. Cathedral-II: A Silicon Compiler for Digital Signal Processing. IEEE Design and Test of Computers, 3(6):13-25, November 1986
125. Florence Maraninch. The Argos language: Graphical representation of automata and description of reactive systems. In International Conference on Visual Languages, Kobe, Japan, October 1991
126. Grant Martin and Wolfgang Müller, editors. UML for SOC Design. Springer, 2005
127. Peter Marwedel. The MIMOLA design system: Detailed description of the software system. In Design Automation Conference, pages 59-63, San Diego, CA, United States, June 1979
128. Peter Marwedel. A new synthesis algorithm for mimola software system. In Design Automation Conference, pages 131-137, Las Vegas, NV, June 1986
129. Peter Marwedel. Embedded Systems Design. Kluwer Academic Publishers, 2003
130. Peter Marwedel. Embedded System Design. Springer, 2006
131. MathWorks Inc. Real-Time Workshop. http://www.mathworks.com/
132. MathWorks Inc. Simulink-Simulation and Model-Based Design. http://www. mathworks.com/
133. M. C. McFarland. The value trace: A database for automated digital design. Master's thesis, Carnegie-Mellon University, December 1978
134. M. C. McFarland. Using bottom-up design technique in the synthesis of digital hardware from abstract behavioral descriptions. In Design Automation Conference, Las Vegas, NV, June 1986
135. M.C. McFarland. Formal verification of sequential hardware: A tutorial. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(5):633-653, May 1993
136. K.L. McMillan. Symbolic Model Checking: An approach to the State Explosion Problem. Kluwer Academic Publishers, 1993
137. Mentor Graphics. TheEDATechnology Leader-Mentor Graphics. http://www.mentor. com/, 2008
138. P. Michel, U. Lauther, and P. Duzy, editors. Synthesis Approach to Digital System Design. Kluwer Academic Publishers, 1992
139. Giovanni De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994
140. Microelectronic Embedded Systems Laboratory. SPARK: High-Level Synthesis using Parallelizing Compiler Techniques. http://mesl.ucsd.edu/spark/, 2008
141. Robin Milner. A Calculus of Communicating Systems. Springer, 1980
142. Tadao Murata. Petri nets: Properties, analysis and applications. Proceedings of the IEEE, 77(4):541-580, April 1989
143. Andre Nacul and Tony Givargis. Synthesis of Time-Constrained Multitasking Embedded Software. volume 11, pages 822-847, October 2006
144. NEC System Technologies Ltd. CyberWorkBench-System LSI Design Environment to implement All-in-C Concept. http://www.necst.co.jp/, 2008
145. H. Nikolov, M. Thompson,T. Stefanov, A. D. Pimentel, S. Polstra, R. Bose, C. Zissulescu, and E. F. Deprettere. Daedalus: Toward composable multimedia MP-SoC design. In Proc. of the ACM/IEEE Int. Design Automation Conference (DAC '08), pages 574-579, June 2008
146. Achim Nohl, Gunnar Braun, Oliver Schliebusch, Rainer Leupers, Heinrich Meyr, and Andreas Hoffmann. A universal technique for fast and áxible instruction-set architecture simulation. In Design Automation Conference, New Orleans, LA, USA, June 2002.
147. Object Management Group (OMG). Uniád modeling language (UML). http://www. uml.org/
148. Object Management Group (OMG). Common Object Request Broker Architecture: Core Specification, Version 3.0.3, 2004
149. Object Management Group (OMG). OMG Systems Modeling Language (OMG SysML), Version 1.1, 2008
150. Open SystemC Initiative (OSCI). http://www.systemc.org/, 2008
151. Alex Orailoglu and Daniel D. Gajski. Flow graph representation. In Design Automation Conference, pages 503-509, Las Vegas, NV, June 1986
152. Barry M. Pangrle and Daniel D. Gajski. Design tools for intelligent silicon compilation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 6(6):1098-1112, November 1987
153. Barry M. Pangrle and Daniel D. Gajski. Slicer: A state synthesizer for intelligent silicon compilation. In IEEE International Conference on Computer Design, Rye Brook, NY, October 1987
154. Thomas M. Parks. Bounded Scheduling of Process Networks. PhD thesis, Electrical Engineering and Computer Science, University of California, Berkeley, December 1995
155. P. Paulin and J. P. Knight. Algorithms for high-level synthesis. IEEE Computer, 6(6):18. 31, November 1989
156. P. G. Paulin and J. P. Knight. Force-directed scheduling for behavioral synthesis of asic's. IEEETransactions on Computer-Aided Design of Integrated Circuits and Systems, 8(6):661-679, June 1989
157. Philippe Coussy and Dominique Heller. GAUT WEB SITE. http://web.univ-ubs. fr/ gaut, 2008
158. Gordon D. Plotkin. A structural approach to operational semantics. Journal of Logic and Algebraic Programming, 60(61):17-139, July 2004
159. Chris Porthouse. Jazelle for execution environments. http://www.arm.com/ pdfs/ JazelleRCTWhitePaper final1-0 .pdf, May 2005
160. J. Rabaey, H. De Man, J. Vanhoof, G. Goossens, and F. Catthoor. Cathedral-II: A Synthesis System for Multiprocessor DSP Systems. In Daniel D. Gajski, editor, Silicon Compilation. Addison-Wesley, 1988
161. Mehrdad Reshadi and Daniel Gajski. Acycle-Accurate compilation algorithm for custom pipelined datapaths. In International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS), 2005
162. Sebastian Ritz, Matthias Pankert, Vojin Zivojnvic, and Heinrich Meyr. High-Level Software Synthesis for the Design of Communication Systems. IEEE Journal on Selected Areas in Communications, April 1993
163. Stewart Robinson. Simulation: The Practice of Model Development and Use. John Wiley and Sons, March 2004
164. Alberto Sangiovanni-Vincentelli. Quo Vadis SLD: Reasoning about the Trends and Challenges of System Level Design. Proceedings of the IEEE, 95(3):467-506, March 2007
165. Alberto Sangiovanni-Vincentelli and Grant Martin. The platform-based design and software design methodology for embedded systems. IEEE Design and Test of Computers, 18(6):23-33, November 2001
166. Gunar Schirner, Andreas Gerstlauer, and Rainer Doemer. Abstract, multifaceted modeling of embedded processors for system level design. In Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, Japan, January 2007
167. Dana Scott and Christopher Strachey. Toward a mathematical semantics for computer languages. Technical Report PRG-6, Oxford Programming Research Group, 1971
168. D. P. Siewiorek and M. R. Barbacci. The cmu rt-cad system: An innovative approach to computer aided design. In AFIPS National Computer Conference, pages 643-655, New York, NY, United States, June 1976
169. Artisan Software. Artisan studio. http://www.artisansoftwaretools.com/
170. Space Codesign Systems. http://www.spacecodesign.com/
171. SpecC Technology Open Consortium Office. SpecC Technology Open Consortium. http://www.specc.gr.jp/, 2008
172. The SPIRIT Consortium. IP-XACT, Release 1.4, March 2008
173. Bjarne Stroustrup. The C++ Programming Language. Addison-Wesley, Reading, MA, 1997
174. Stuart Sutherland, Simon Davidmann, and Peter Flake. SystemVerilog For Design: A Guide to Using SystemVerilog for Hardware Design and Modeling. Springer, June 2003
175. Spark Systems. Enterprise architect. http://www.sparxsystems.com.au/
176. D. E. Thomas, E. M. Dirkes, R. A.Walker, J. V. Rajan, J. A. Nestor, and R. L. Blackburn. The system architect's workbench. In Design Automation Conference, pages 337-343, Anaheim, CA, June 1988
177. D. E. Thomas, C. Y. Hitchcock, T. J. Kowalski, J. V. Rajan, and R. A. Walker. Method of automatic data path synthesis. IEEE Computer, 16(12):59-70, December 1983
178. D. E. Thomas, E. D. Lagnese, R. A.Walker, J. A. Nestor, J.V Rajan, and R.L. Blackburn. Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench. Kluwer Academic Publishers, 1990
179. Donald E. Thomas. The Design and Analysis of an Automated Design Style Selector. PhD thesis, Department of Electrical Engineering, Carnegie-Mellon University, 1977
180. Donald E. Thomas and Philip R. Moorby. The Verilog Hardware Description Language. Kluwer Academic Publishers, June 2002
181. C. J. Tseng and D. P. Siewiorek. Automated synthesis of data paths on digital systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 5(3):379-395, July 1986
182. Underbit Technologies Inc. MAD: MPEG audio decoder. http://www.underbit. com/, 2008
183. University of California, Los Angeles (UCLA). The xPilot System. http://cadlab.cs. ucla.edu/soc/, 2008
184. Frank Vahid and Tony Givargis. Embedded System Design: A Uniád Hardware/Software Introduction. John Wiley and Sons, October 2001
185. Frank Vahid, Sanjiv Narayan, and Daniel D. Gajski. SpecCharts: A VHDL front-end for embedded systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 14(6):694-706, June 1995
186. J. Vanhoof, K. V. Rompaey, I. Bolsens, G. Goossens, and H. DeMan. High-Level Synthesis for Real-Time Digital Signal Processing. Kluwer Academic Publishers, 1993
187. VaST Systems Technology Corporation. http://www.vastsystems.com/
188. DiederikVerkest, KarlVan Rompaey, Ivo Bolsens, and Hugo De Man. CoWare: ADesign Environment for Heterogeneous Hardware/Software Systems. Design Automation for Embedded Systems, 1(4):357-386, October 1996
189. Virtutech. Virtutech Simics. http://www.virtutech.com/
190. K.Wakabayashi and T. Yoshimura. A resource sharing and control synthesis method for conditional branches. In International Conference on Computer Aided Design, pages 62-65, November 1989
191. Kazutoshi Wakabayashi. Cyber: High level synthesis system from software into asic. In Camposano and Wolf, editors, High-Level Synthesis. Kluwer Academic Publishers, 1991
192. John Waldron. Introduction to RISC Assembly Language Programming. Addison-Wesley, 1998
193. Andy Wellings. Concurrent and Real-Time Programming in Java. Wiley, 2004
194. ReinhardWilhelm, Jakob Engblom, Andreas Ermedahl, Niklas Holsti, Stephan Thesing, David Whalley, Guillem Bernat, Christian Ferdinand, Reinhold Heckmann,Tulika Mitra, Frank Mueller, Isabelle Puaut, Peter Puschner, Jan Staschulat, and Per Stenström. The worst-case execution time problem: Overview of methods and survey of tools. ACM Transactions on Embedded Computing Systems (TECS), 7(3):1.53, April 2008
195. Wayne Wolf. Computers as Components. Morgan Kaufmann, 2001
196. Xilinx Inc. FPGA and CPLD Solutions from Xilinx, Inc. http://www.xilinx.com/,2008
197. Haobo Yu. Software Synthesis for System-on-Chip. PhD thesis, Information and Computer Science, University of California, Irvine, June 2005
198. Henning Zabel, Wolfgang Mueller, and Andreas Gerstlauer. Accurate RTOS modeling and analysis with SystemC. InWolfgang Ecker,Wolfgang Mueller, and Rainer Doemer, editors, Hardware Dependent Software: Principles and Practice. Springer, 2009
199. Gerhard Zimmermann. The MIMOLA design system: A computer aided digital processor design method. In Design Automation Conference, pages 53-58, San Diego, CA, United States, June 1979