SpecSyn: An environment supporting the specify-explore-refine paradigm for hardware/software system design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 1, 1998, Pages 84-100

  Gajski, Daniel D ^a,b   Vahid, Frank ^a,c   Narayan, Sanjiv ^d   Gong, Jie ^e  

^a IEEE   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c University of California Riverside   (United States)

^d Ambit Design Systems   (United States)

^e QUALCOMM INC   (United States)

Author keywords

Embedded systems; Estimation; Exploration; Hardware software codesign; Hierarchical modeling methodology; Partitioning; Refinement; Specification; System design

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; COMPUTER CIRCUITS; MICROPROCESSOR CHIPS;

SOFTWARE PACKAGE SPECSYN;

COMPUTER ARCHITECTURE;

EID: 0032028337     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.661251     Document Type: Article

References (52)

1. D. D. Gajski, N. D. Dutt, C. H. Wu, and Y. L. Lin, High-level Synthesis: Introduction to Chip and System Design. Boston, MA: Kluwer-Academic, 1991.
2. J. Vanhoof, K. VanRompaey, I. Bolsens, and H. DeMan, High-level Synthesis for Real-time Digital Signal Processing. Boston, MA: Kluwer-Academic, 1993.
3. G. DeMicheli, A. Sangiovanni-Vincentelli, and P. Antognetti, Design Systems for VLSI Circuits: Logic Synthesis and Silicon Compilation. Amsterdam, The Netherlands: Martinus Nijhoff, 1987.
4. C. A. R. Hoare, "Communicating sequential processes," Commun. ACM, vol. 21, no. 8, pp. 666-677, 1978.
5. D. Harel, H. Lachover, A. Naamad, A. Pnueli, M. Politi, R. Sherman, and A. Shtul-Trauring, "STATEMATE: A working environment for the development of complex reactive systems," in Proc. Int. Conf. Software Eng., 1988, pp. 396-406.
6. F. Vahid, S. Narayan, and D. Gajski, "SpecCharts: A VHDL front-end for embedded systems," IEEE Trans. Comput., pp. 694-706, 1995
7. E. Lee and D. Messerschmitt, "Synchronous data flow," Proc. IEEE, vol. 75, pp. 1235-1245, Sept. 1987.
8. D. D. Gajski, F. Vahid, S. Narayan, and J. Gong, Specification and Design of Embedded Systems. Englewood Cliffs, NJ: Prentice-Hall, 1994.
9. F. Vahid, "Procedure exlining: A transformation for improved system and behavioral synthesis," in Proc. Int. Symp. Syst. Synthesis, 1995, pp. 84-89.
10. _, "Procedure cloning: A transformation for improved system-level functional partitioning," in Proc. European Design Test Conf. (EDTC), 1997, pp. 487-492.
11. J. Gong, D. Gajski, and S. Narayan, "Software estimation using a generic processor model," in Proc. European Design Test Conf. (EDTC), 1995, pp. 498-502.
12. R. Ernst, J. Henkel, and T. Benner, "Hardware-software cosynthesis for microcontrollers," IEEE Design Test Comput., pp. 64-75, Dec. 1994.
13. R. Gupta and G. DeMicheli, "Hardware-software cosynthesis for digital systems," IEEE Design Test Comput., pp. 29-41, Oct. 1993.
14. M. C. McFarland and T. J. Kowalski, "Incorporating bottom-up design into hardware synthesis," IEEE Trans. Comput., pp. 938-950, Sept. 1990.
15. E. D. Lagnese and D. E. Thomas, "Architectural partitioning for system level synthesis of integrated circuits," IEEE Trans. Comput., vol. 10, pp. 847-860, July 1991.
16. C. H. Gebotys, "An optimization approach to the synthesis of multichip architectures," IEEE Trans. VLSI Syst., vol. 2, pp. 11-20, Mar. 1994.
17. Y. Y. Chen, Y. C. Hsu, and C. T. King, "MULTIPAR: Behavioral partition for synthesizing multiprocessor architectures," IEEE Trans. VLSI Syst., vol. 2, pp. 21-32, Mar. 1994.
18. K. Kucukcakar and A. Parker, "CHOP: A constraint-driven system-level partitioner," in Proc. Design Automation Conf., 1991, pp. 514-519.
19. R. Gupta and G. DeMicheli, "Partitioning of functional models of synchronous digital systems," in Proc. Int. Conf. Computer-Aided Design, 1990, pp. 216-219.
20. P. Eles, Z. Peng, K. Kuchcinski, and A. Doboli, "Hardware-software partitioning with iterative improvement heuristics," in Proc. Int. Symp. Syst. Synthesis, 1996, pp. 71-76.
21. F. Vahid and D. Gajski, "Specification partitioning for system design," in Proc. Design Automation Conf., 1992, pp. 219-224.
22. F. Vahid, T. D. M. Le, and Y. C. Hsu, "A comparison of functional and structural partitioning," in Proc. Int. Symp. Syst. Synthesis, 1996, pp. 121-126.
23. X. Xiong, E. Barros, and W. Rosentiel, "A method for partitioning UNITY language in hardware and software," in Proc. European Design Automation Conf. (EuroDAC), 1994.
24. F. Vahid, J. Gong, and D. D. Gajski, "A binary-constraint search algorithm for minimizing hardware during hardware-software partitioning," in Proc. European Design Automation Conf. (EuroDAC), 1994, pp. 214-219.
25. P. Eles, Z. Peng, and A. Doboli, "VHDL system-level specification and partitioning in a hardware/software co-synthesis environment," in Proc. Int. Workshop on Hardware-Software Co-Design, 1992, pp. 49-55.
26. A. Kalavade and E. A. Lee, "A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem," in Proc. Int. Workshop on Hardware-Software Co-Design, 1994, pp. 42-48.
27. J. G. D'Ambrosio and X. Hu, "Configuration-level hardware/software partitioning for real-time embedded systems," in Proc. Int. Workshop Hardware-Software Co-Design, 1994, pp. 34-41.
28. F. Vahid and D. D. Gajski, "Clustering for improved system-level functional partitioning," in Proc. Int. Symp. Syst. Synthesis, 1995, pp. 28-33.
29. D. D. Gajski and F. Vahid, "Specification and design of embedded hardware-software systems," IEEE Design Test Comput., vol. 12, pp. 53-67, 1995.
30. J. V. Rajan and D. E. Thomas, "Synthesis by delayed binding of decisions," in Proc. Design Automation Conf., 1985.
31. F. Vahid and D. Gajski, "Incremental hardware estimation during hardware/software functional partitioning," IEEE Trans. VLSI Syst., vol. 3, pp. 459-464, Sept. 1995.
32. J. W. Hagerman and D. E. Thomas, "Process transformation for system level synthesis," Tech. Rep. CMUCAD-93-08, 1993.
33. R. A. Walker and D. E. Thomas, "Behavioral transformation for algorithmic level IC design," IEEE Trans. Comput., pp. 1115-1128, Oct. 1989.
34. A. Nicolau and R. Potasman, "Incremental tree height reduction for high level synthesis," in Proc. Design Automation Conf., 1991, pp. 770-774.
35. M. Girkar and C. D. Polychronopoulos, "Automatic extraction of functional parallelism from ordinary programs," IEEE Trans. Parallel Distrib. Syst., pp. 166-178, 1992.
36. F. Vahid, "Port calling: A transformation for reducing I/O during multipackage functional partitioning," in Int. Symp. Syst. Synthesis, 1997.
37. S. Narayan and D. D. Gajski, "Synthesis of system-level bus interfaces," in Proc. European Conf. Design Automation (EDAC), 1994.
38. _, "Protocol generation for communication channels," in Proc. Design Automation Conf., 1994, pp. 547-551.
39. G. Borriello and R. H. Katz, "Synthesis and optimization of interface transducer logic," in Proc. Int. Conf. Computer-Aided Design, 1987.
40. J. Akella and K. McMillan, "Synthesizing converters between finite state protocols," in Proc. Int. Conf. Computer Design, 1991.
41. J. S. Sun and R. W. Brodersen, "Design of system interface modules," in Proc. Int. Conf. Computer-Aided Design, 1992, pp. 478-481.
42. D. Becker, R. K. Singh, and S. G. Tell, "An engineering environment for hardware/software co-simulation," in Proc. Design Automation Conf., 1992, pp. 129-134.
43. R. Gupta, C. N. Coelho, and G. DeMicheli, "Synthesis and simulation of digital systems containing interacting hardware and software components," in Proc. Design Automation Conf., 1992, pp. 225-230.
44. A. Kalavade and E. A. Lee, "A hardware/software codesign methodology for DSP applications," IEEE Design Test Comput., 1993.
45. S. Sutarwala and P. Paulin, "Flexible modeling environment for embedded systems design," in Proc. Int. Workshop Hardware-Software Co-Design, 1994, pp. 124-130.
46. J. Gong, D. Gajski, and S. Bakshi, "Model refinement for hardware-software codesign," in Proc. European Design Test Conf. (EDTC), 1996.
47. L. Ramachandran, D. D. Gajski, S. Narayan, F. Vahid, and P. Fung, "Toward achieving a 100-hour design cycle: A test case," in Proc. European Design Automation Conf. (EuroDAC), 1994, pp. 144-149.
48. A. Balboni, W. Fornaciari, and D. Sciuto, "Partitioning and exploration strategies in the TOSCA co-design flow," in Proc. Int. Workshop Hardware-Software Co-Design, 1993, pp. 62-69.
49. S. Antoniazzi, A. Balboni, W. Fornaciari, and D. Sciuto, "A methodology for control-dominated systems codesign," in Proc. Int. Workshop Hardware-Software Co-Design, 1994, pp. 2-9.
50. W. H. Wolf, "Hardware-software co-design of embedded systems," Proc. IEEE, vol. 82, pp. 967-989, July 1994.
51. S. Bakshi and D. D. Gajski, "A component selection algorithm for high-performance pipelines," in Proc. European Design Automation Conf. (EuroDAC), 1994, pp. 400-405.
52. S. Bakshi and D. D. Gajski, "A memory selection algorithm for high-performance pipelines," in Proc. European Design Automation Conf. (EuroDAC), 1994, pp. 124-129.