Accurate RTOS modeling and analysis with SystemC

Hardware-dependent Software: Principles and Practice

Volumn , Issue , 2009, Pages 233-260

  Zabel, Henning ^a   Müller, Wolfgang ^a   Gerstlauer, Andreas ^b  

^a UNIVERSITY OF PADERBORN   (Germany)

^b UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

Interrupt Analysis; RTOS Modelling; RTOS Simulation; SystemC; Task Scheduling

Indexed keywords

EID: 77951243156     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/978-1-4020-9436-1_9     Document Type: Chapter

References (20)

1. M. Becker. Vergleichende Evaluation von Netzwerk-Simulatoren anhand einer Fallstudie. Master's thesis, Universitaet Paderborn, 2008.
2. P. Destro, F. Fummi, and G. Pravadelli. A smooth refinement flow for co-designing HW and SW threads. In DATE'07: Proceedings of Design, Automation and Test in Europe. IEEE Computer Society, Los Alamitos, 2007.
3. D. Desmet, D. Verkest, and H. DeMan. Operating system based software generation for systems-on-chip. In DAC'00: Design Automation Conference, 2000.
4. R. Ernst, S. Schliecker, A. Hamann, and R. Racu. Formal methods for system level performance analysis and optimization. In DVCon'08: Design and Verification Conference and Exhibitation, San Jose, CA, 2008.
5. A. Gerstlauer, H. Yu, and D. Gajski. RTOS modeling for system level design. In DATE'03: Design, Automation and Test in Europe, 2003.
6. S. A. Huss and S. Klaus. Assessment of real-time operating systems characteristics in embedded systems design by SystemC models of RTOS services. In DVCon'07: Design and Verification Conference and Exhibitation, San Jose, CA, 2007.
7. P. Hastano, S. Klaus, and S. A. Huss. An integrated systemc framework for real-time scheduling assessments on system level. In RTSS'04: Proceedings of IEEE Int. Real-Time Systems Symposium, 2004.
8. F. Hessel, V. M. Da Rosa, C. Eduardo Reif, C. Marcon, and T. G. Serra Dos Santos. Scheduling refinement in abstract RTOS models. ACM Trans. Embed. Comput. Syst., 5(2):342-354, 2006.
9. IEEE. IEEE Standard SystemC Language Reference Manual- IEEE Std 1666-2005. IEEE Computer Society, New York, 2006.
10. [M. Krause, O. Brinkmann, and W. Rosenstiel. A SystemC-based software and communication refinement framework for distributed embedded systems, 2006.
11. C. Mills, S. Ahalt, and J. Fowler. Compiled instruction set simulation. Softw. Pract. Exp., 21(8):877-889, 1991.
12. M. Müller, J. Gerlach, and W. Rosenstiel. Abstrakte Modellierung von Hardware/Software-Systemen unter Berüsichtigung von RTOS- Funktionalitä. In MBMVS'08: Proceedings of the 11th Workshop of Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen, March 2008.
13. A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann. A universal technique for fast and flexible instruction-set architecture simulation. In DAC'02: Proceedings of Design Automation Conference, 2002.
14. H. Posadas, J. A. Adamez, E. Villar, F. Blasco, and F. Escuder. RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model. Des. Autom. Embed. Syst., 10(4):209-227, 2005.
15. P. Puschner and A. Burns. A review of worst-case execution-time analysis. J. Real-Time Syst., 18(2/3):115-128, 2000.
16. D. Quijano, H. Posadas, E. Villar, F. Escuder, and M. Martinez. TLM interrupt modeling for HW/SW co-simulation in SystemC. In DCIS'06: Proceedings of the XXI Conference on Design of Circuits and Integrated Systems, 2006.
17. G. Schirner and R. Dömer. Introducing preemptive scheduling in abstract RTOS models using result oriented modeling. In DATE '08: Proceedings of Design, Automation and Test in Europe. IEEE Computer Society, Los Alamitos, 2008.
18. G. Schirner, A. Gerstlauer, and R. Dömer. Multifaceted modeling of embedded processors for system level design, Abstract. In ASP-DAC'07: Proceedings of the 2007 Conference on Asia South Pacific Design Automation, 2007.
19. S. Yoo, G. Nicolescu, L. Gauthier, and A. Jerraya. Automatic generation of fast timed simulation models for operating systems in SoC design. In DATE'02: Proceedings of Design, Automation and Test in Europe. IEEE Computer Society, Washington, 2002.
20. H. Yu. Software Synthesis for System-on-Chip. PhD thesis, University of California, Irvine, 2005.