Verification of system level model transformations

International Journal of Parallel Programming

Volumn 34, Issue 1, 2006, Pages 29-59

  Abdi, Samar ^a   Gajski, Daniel ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Design methodology; Model transformations; System level modeling; Verification

Indexed keywords

COMPUTER SIMULATION; LOGIC DESIGN; MATRIX ALGEBRA; SEMANTICS;

DESIGN METHODOLOGY; MODEL TRANSFORMATIONS; SYSTEM LEVEL MODELING; VERIFICATION;

COMPUTER SYSTEMS PROGRAMMING;

EID: 33645937641     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1007/s10766-005-0001-y     Document Type: Article

References (15)

1. G. Kahn, The Semantics of a Simple Language for Parallel Programming, Info. Proc., pp. 471-475 (August 1974).
2. S. Abdi and D. Gajski, System Level Verification with Model Algebra, Technical Report CECS-TR-04-29, University of California, Irvine (2004).
3. C. Hoare, Communicating Sequential Processes, Prentice Hall (1985).
4. R. Milner, A Calculus of Communicating Systems, Springer (1980).
5. D. Harel, Statecharts: A Visual Formalism for Complex Systems, Science of Computer Programming, 8(3):231-274 (June 1987), URL citeseer.nj.nec.com/ hare187statecharts.html.
6. J. Jorgensen and L. Kristensen, Verification of Colored Petri Nets Using State Spaces with Equivalence Classes, Proceedings of the Workshop on Petri Nets in System Engineering, pp. 20-31 (September 1997).
7. X. Chen, H. Hsieh, F. Balarin, and Y. Watanabe, Case Studies of Model Checking for Embedded System Designs, Third International Conference on Application of Concurrency to System Design, pp. 20-28 (June 2003).
8. S. Rajan, Correctness of Transformations in High Level Synthesis, International Conference on Computer Hardware Description Languages and their Applications, pp. 597-603 (June 1995).
9. R. Camposano, Behavior-Preserving Transformations for High-Level Synthesis, Proceedings of the Mathematical Sciences Institute workshop on Hardware Specification, Verification and Synthesis: Mathematical Aspects, pp. 106-128, Springer-Verlag, New York, Inc. (1990).
10. Middlehoek, A Methodology for the Design of Guaranteed Correct and Efficient Digital Systems, IEEE International High Level Design Validation and Test Workshop (November 1996).
11. H. Saito, T. Ogawa, T. Sakunkonchak, M. Fujita, and T. Nanya, An Equivalence Checking Methodology for Hardware Oriented C-based Specifications, IEEE International High Level Design Validation and Test Workshop, pp. 274-277 (October 2002).
12. D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao, SpecC: Specification Language and Methodology, Kluwer Academic Publishers (January 2000).
13. T. Sakunkonchak and M. Fujita, Verification of Synchronization in SpecC Description with the Use of Difference Decision Diagrams, Proceedings of the Forum for Design Languages (September 2002).
14. E. Barros and A. Sampaio, Towards Provably Correct Hardware/Software Partitioning Using Occam, Proceedings of the International Workshop on Hardware-Software Codesign, pp. 210-217 (June 2004).
15. S. Abdi and D. Gajski, Automatic Generation of Equivalent Architecture Model from Functional Specification, Proceedings of the Design Automation Conference (June 2004).