Sensor-to-digital interface built entirely with carbon nanotube fets

IEEE Journal of Solid-State Circuits

Volumn 49, Issue 1, 2014, Pages 190-201

  Shulaker, Max M ^a   Van Rethy, Jelle ^b   Hills, Gage ^b   Wei, Hai ^a   Chen, Hong Yu ^a   Gielen, Georges ^a   Wong, H S Philip ^a   Mitra, Subhasish ^a  

^a STANFORD UNIVERSITY   (United States)

^b UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Carbon nanotube (CNT); Carbon nanotube FET (CNFET); Sensor interface circuit

Indexed keywords

CAPACITIVE SENSOR INTERFACE; CARBON NANOTUBE FETS (CNFET); ELECTRICAL MEASUREMENT; ENERGY DELAY PRODUCT; INTERFACE ARCHITECTURE; LOW POWER APPLICATION; PROCESSING TECHNIQUE; SENSOR INTERFACE CIRCUITS;

ENERGY UTILIZATION; LOGIC CIRCUITS; SENSORS;

CARBON NANOTUBES;

EID: 84891629293     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2013.2282092     Document Type: Article

References (47)

1. J. Laudon, "Performance/watt: The new server focus," ACM SIGARCH Computer Architecture News, vol. 33, no. 4, pp. 5-13, 2005.
2. S. Rivoire,M. A. Shah, P. Ranganathan, and C. Kozyrakis, "JouleSort: Abalanced energy-efficiency benchmark," in Proc. ACMSIGMODInt. Conf. Management of Data, Jun. 2007, pp. 365-367.
3. J. Appenzeller, "Carbon nanotubes for high-performance electronics-Progress and prospect," Proc. IEEE, vol. 96, no. 2, pp. 201-211, Feb. 2008.
4. A. D. Franklin, M. Luisier, S. J. Han, G. Tulevski, C. M. Breslin, L. Gignac, M. S. Lundstrom, and W. Haensch, "Sub-10 nm carbon nanotube transistor," Nano Lett., vol. 12, no. 2, pp. 758-762, 2012.
5. L. Ding, S. Liang, T. Pei, Z. Zhang, S. Wang, W. Zhou, J. Liu, and L. M. Peng, "Carbon nanotube based ultra-low voltage integrated circuits: Scaling down to 0.4 V," Appl. Phys. Lett., vol. 100, no. 26, 2012, Art. ID 263116.
6. L.Wei, D. Frank, L. Chang, and H.-S. P.Wong, "A non-iterative compact model for carbon nanotube FETs incorporating source exhaustion effects," in Proc. IEEE Int. Electron Devices Meeting, 2009, pp. 917-920.
7. N. Patil, J. Deng, S. Mitra, and H.-S. P. Wong, "Circuit-level performance benchmarking and scalability analysis of carbon nanotube transistor circuits," IEEE Trans. Nanotechnol., vol. 8, no. 1, pp. 37-45, Jan. 2009.
8. I. Sumio, "Helical microtubules of graphitic carbon," Nature, vol. 354, no. 6348, pp. 56-58, 1991.
9. R. A. Martel, T. Schmidt, H. R. Shea, T. Hertel, and P. Avouris, "Single-and multi-wall carbon nanotube field-effect transistors," Appl. Phys. Lett., vol. 73, no. 17, p. 2447, 1998.
10. S. J. Tans, A. R. Verschueren, and C. Dekker, "Room-temperature transistor based on a single carbon nanotube," Nature, vol. 393, no. 6680, pp. 49-52, 1998. (Pubitemid 28240249)
11. A. Javey, J. Guo,Q.Wang, M. Lundstrom, andH.Dai, "Ballistic carbon nanotube transistors," Nature, vol. 424, pp. 654-657, 2003.
12. Q. Cao, S. J. Han, G. S. Tulevski, Y. Zhu, D. D. Lu, and W. Haensch, "Arrays of single-walled carbon nanotubes with full surface coverage for high-performance electronics," Nature Nanotechnol., vol. 8, no. 3, pp. 180-186, 2013.
13. A. D. Franklin, S. O. Koswatta, D. Farmer, G. S. Tulevski, J. T. Smith, H. Miyazoe, and W. Haensch, "Scalable and fully self-aligned n-type carbon nanotube transistors with gate-all-around," in Proc. Int. Electron. Devices Meet., Dec. 2012, pp. 4-5.
14. Y. Chai, A. Hazeghi,K. Takei, H. Y. Chen, P. C. Chan,A. Javey, and H. S. Wong, "Low-resistance electrical contact to carbon nanotubes with graphitic interfacial layer," IEEE Trans. Electron Devices, vol. 59, no. 1, pp. 12-19, Jan. 2012.
15. C. Zhihong, J. Appenzeller, Y. Lin, J. Sippel-Oakley, A. G. Rinzler, J. Tang, S. J.Wind, P. M. Solomon, and P. Avouris, "An integrated logic circuit assembled on a single carbon nanotube," Science, vol. 311, no. 5768, pp. 1735-1735, 2006.
16. N. Patil, A. Lin, J. Zhang, H. Wei, K. Anderson, H.-S. P. Wong, and S. Mitra, "Scalable carbon nanotube computational and storage circuits immune to metallic and mis-positioned carbon nanotubes," IEEE Trans. Nanotechnol., vol. 10, no. 4, pp. 744-750, Jul. 2011.
17. Q. Cao, H. S. Kim, N. Pimparkar, J. P. Kulkarni, C. Wang, M. Shim, and J. A. Rogers, "Medium-scale carbon nanotube thin-film integrated circuits on flexible plastic substrates," Nature, vol. 454, no. 7203, pp. 495-500, 2008.
18. L. Ding, Z. Zhang, S. Liang, T. Pei, S. Wang, Y. Li, W. Zhou, J. Liu, and L. M. Peng, "CMOS-based carbon nanotube pass-transistor logic integrated circuits," Nature Commun., vol. 3, p. 677, 2012.
19. J. Zhang, L. Wei, N. Patil, A. Lin, H. Wei, H.-S. P. Wong, and S. Mitra, "Robust digital VLSI using carbon nanotubes," IEEE Trans. Computer-Aided Design (CAD) Integr. Circuits Syst., vol. 31, no. 4, pp. 453-471, Apr. 2012.
20. M. Shulaker, J. Van Rethy, G. Hills, H. Y. Chen, G. Gielen, H. S.Wong, and S. Mitra, "Experimental demonstration of a fully digital capacitive sensor interface build entirely using carbon nanotube FETs," in Proc. Int. Solid State Circuits Conf., 2013, pp. 112-113.
21. J. Zhang, N. Patil, H. S.Wong, and S.Mitra, "Overcoming carbon nanotube variations through co-optimized technology and circuit design," in Proc. Int. Electron. Devices Meet., Dec. 2011, pp. 4-6.
22. F. Qu,M. Yang, J. Jiang, G. Shen, and R. Yu, "Amperometric biosensor for choline based on layer-by-layer assembled functionalized carbon nanotube and polyaniline multilayer film," Analytical Biochem., vol. 334, no. 1, pp. 108-114, 2005. (Pubitemid 41569383)
23. X. Tang, S. Bansaruntip, N. Nakayama, E. Yenilmez, Y. L. Chang, and Q.Wang, "Carbon nanotube DSA sensor and sensing mechanism," Nano Lett., vol. 6, no. 8, pp. 1632-1636, 2006. (Pubitemid 44327523)
24. T. Zhang, M. B. Nix, B. Y. Yoo, M. A. Deshusses, and N. V. Myung, "Electrochemically functionalized single-walled carbon nanotube gas sensor," Electroanalysis, vol. 18, no. 12, pp. 1153-1158, 2006.
25. N. Patil, A. Lin, E. R. Myers, H.-S. P.Wong, and S. Mitra, "Integrated wafer-scale growth and transfer of directional carbon nanotubes and misaligned-carbon-nanotube-immune logic structures," in Proc. Symp. VLSI Technol., Jun. 2008, pp. 205-206.
26. N. Patil, J. Deng, A. Lin, H. S. Wong, and S. Mitra, "Design methods for misaligned and mis-positioned carbon-nanotube-immune circuits," IEEE Trans. Comput. Aided Design (CAD) Integr. Circuits Syst., vol. 27, no. 10, pp. 1725-1736, Oct. 2008.
27. L. Ding, A. Tselev, J.Wang, D. Yuan, H. Chu, T. P. McNicholas, and J. Liu, "Selective growth of well-aligned semiconducting single-walled carbon nanotubes," Nano Lett., vol. 9, no. 2, pp. 800-805, 2009.
28. N. Patil, A. Lin, J. Zhang, H.Wei, K. Anderson, H.-S. P.Wong, and S. Mitra, "VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using carbon nanotube FETs," in Proc. Int. Electron. Devices Meet., Dec. 2009, pp. 573-576.
29. M. S.Arnold,A. A. Green, J. F. Hulvat, S. I. Stupp, andM.C.Hersam, "Sorting carbon nanotubes by electronic structure using density differentiation," Nature Nanotechnol., vol. 1, no. 1, pp. 60-65, 2006.
30. M. C. LeMieux, M. Roberts, S. Barman, Y. W. Jin, J. M. Kim, and Z. Bao, "Self-sorted, aligned nanotube networks for thin-film transistors," Science, vol. 321, no. 5885, pp. 101-104, 2008. (Pubitemid 351956240)
31. P. G. Collins, M. S. Arnold, and P. Avouris, "Engineering carbon nanotubes and nanotube circuits using electrical breakdown," Science, vol. 292, no. 5517, pp. 706-709, 2001. (Pubitemid 32385537)
32. H. Wei, N. Patil, J. Zhang, A. Lin, H. Y. Chen, H.-S. P. Wong, and S. Mitra, "Efficient metallic carbon nanotube removal readily scalable to wafer-level VLSI CNFET circuits," in Proc. Symp. VLSI Technol., Jun. 2010, pp. 237-238.
33. G. R. Terrell, "Mathematical statistics: A unified introduction," in . Berlin, Germany: Springer, 1999.
34. S. Borkar, A. Keshavarzi, J. K. Kurtin, and K. Vivek, "Statistical Circuit Design With Carbon Nanotubes," U.S. Patent Applicat. 2 007 0155 065, 2005.
35. J. Zhang, S. Bobba, N. Patil, A. Lin, H.-S. P. Wong, G. D. Micheli, and S.Mitra, "Carbon nanotube correlation: Promising opportunity for CNFET circuit yield enhancement," in Proc. Des. Automat. Conf., Jun. 2010, pp. 889-892.
36. S. Chatterjee, Y. Tsividis, and P. Kinget, "0.5 V analog circuit techniques and their application in OTA and filter design," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2373-2387, Dec. 2005. (Pubitemid 41789134)
37. A. J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, "Analog circuits in ultra-deep-submicron CMOS," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 132-143, Jan. 2005. (Pubitemid 40099923)
38. H. Danneels, K. Coddens, and G. Gielen, "A fully-digital, 0.3 V, 270 nW capacitive sensor interface without external references," in IEEE Proc. ESSCIRC, Sep. 2011, pp. 287-290.
39. N. Da Dalt, "A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 1, pp. 21-31, Jan. 2005. (Pubitemid 40173701)
40. J. Van Rethy, H. Danneels, and G. Gielen, "Performance analysis of energy-efficient BBPLL-based sensor-to-digital converters," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 60, no. 8, pp. 2130-2138, Aug. 2013.
41. M. Shulaker, H.Wei, N. Patil, J. Provine, H. Y. Chen, H. S.Wong, and S. Mitra, "Linear increases in carbon nanotube density through multiple transfer technique," Nano Lett., vol. 11, no. 5, pp. 1881-1886, May 2011.
42. H.Wei, H. Y. Chen, L. Liyanage, H. S.Wong, and S. Mitra, "Air-stable technique for fabricating n-type carbon nanotube FETs," in Proc. Int. Electron. Devices Meet., Dec. 2011, pp. 22-23.
43. Z. Zhiyong, X. Liang, S. Wang, K. Yao, Y. Hu, Y. Zhu, Q. Chen, W. Zhou, Y. Li, Y. Yao, J. Zhang, and L. M. Peng, "Doping-free fabrication of carbon nanotube based ballistic CMOS devices and circuits," Nano Lett., vol. 7, no. 12, pp. 2603-2607, 2007.
44. A. Lin, N. Patil, K. Ryu, A. Badmaev, L. G. De Arco, C. Zhou, and H. S. Wong, "Threshold voltage and on-off ratio tuning for multiple-tube carbon nanotube FETs," IEEE Trans. Nanotechnol., vol. 8, no. 1, pp. 4-9, Jan. 2009.
45. J. Deng and H. S. Wong, "A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its applications-Part II: Full device model and circuit performance benchmarking," IEEE Trans. Electron Devices, vol. 54, no. 12, pp. 3195-3205, Dec. 2007. (Pubitemid 350225927)
46. M. Shulaker, "SACHA: The Stanford Carbon Nanotube Controlled Handshaking Robot," Stanford Univ., Stanford, CA, USA, Mar. 19, 2013 [Online]. Available: http://www.youtube.com/watch?v=rj4jyZlwQEc
47. S. W. Hong, T. Banks, and T. J. A. Rogers, "Improved density in aligned arrays of single-walled carbon nanotubes by sequential chemical vapor deposition on quartz," Adv. Mater., vol. 22, no. 16, pp. 1826-1830, 2010.