-
1
-
-
84889967690
-
-
New York: Springer-Verlag
-
M. Keating, D. Flynn, R. Aitken, A. Gibbons, and K. Shi, Low Power Methodology Manual: For System-on-Chip Design. New York: Springer-Verlag, 2007.
-
(2007)
Low Power Methodology Manual: For System-on-Chip Design
-
-
Keating, M.1
Flynn, D.2
Aitken, R.3
Gibbons, A.4
Shi, K.5
-
2
-
-
33745174527
-
Power reduction techniques for microprocessor systems
-
DOI 10.1145/1108956.1108957
-
V. Venkatachalam and M. Franz, "Power reduction techniques for microprocessor systems," ACM Comput. Surv., vol. 37, pp. 195-237, 2005. (Pubitemid 43892670)
-
(2005)
ACM Computing Surveys
, vol.37
, Issue.3
, pp. 195-237
-
-
Venkatachalam, V.1
Franz, M.2
-
3
-
-
82455211905
-
Next generation intel micro-architecture (Nehalem) family: Architectural insights and power management
-
S. Gunther and R. Singhal, "Next generation intel micro-architecture (Nehalem) family: Architectural insights and power management," Intel Developer Forum 2008.
-
(2008)
Intel Developer Forum
-
-
Gunther, S.1
Singhal, R.2
-
4
-
-
0031367158
-
Comparison of error rates in combinational and sequential logic
-
S. Buchner, M. Baze, D. Brown, D. McMorrow, and J. Melinger, "Comparison of error rates in combinational and sequential logic," IEEE Trans. Nucl. Sci., vol. 44, pp. 2209-2216, 1997. (Pubitemid 127827183)
-
(1997)
IEEE Transactions on Nuclear Science
, vol.44
, Issue.6 PART 1
, pp. 2209-2216
-
-
Buchner, S.1
Baze, M.2
Brown, D.3
McMorrow, D.4
Malinger, J.5
-
5
-
-
0034450511
-
Impact of CMOS technology scaling on the atmospheric neutron soft error rate
-
DOI 10.1109/23.903813, PII S0018949900111967
-
P. Hazucha and C. Svensson, "Impact of CMOS technology scaling on the atmospheric neutron soft error rate," IEEE Trans. Nucl. Sci., vol. 47, pp. 2586-2594, Dec. 2000. (Pubitemid 32321347)
-
(2000)
IEEE Transactions on Nuclear Science
, vol.47
, Issue.6
, pp. 2586-2594
-
-
Hazucha, P.1
Svensson, C.2
-
6
-
-
58849139647
-
C-CREST technique for combinational logic SET testing
-
Dec.
-
J. R. Ahlbin, J. D. Black, L. W. Massengill, O. A. Amusan, A. Balasubramanian, M. C. Casey, D. A. Black, M.W. McCurdy, R. A. Reed, and B. L. Bhuva, "C-CREST technique for combinational logic SET testing," IEEE Trans. Nucl. Sci., vol. 55, pp. 3347-3351, Dec. 2008.
-
(2008)
IEEE Trans. Nucl. Sci.
, vol.55
, pp. 3347-3351
-
-
Ahlbin, J.R.1
Black, J.D.2
Massengill, L.W.3
Amusan, O.A.4
Balasubramanian, A.5
Casey, M.C.6
Black, D.A.7
McCurdy, M.W.8
Reed, R.A.9
Bhuva, B.L.10
-
7
-
-
0036287089
-
The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays
-
P. Shivkumar, "The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays," in Proc. 29th Annu. Int. Symp. Comput. Arch., 2002, pp. 14-24.
-
(2002)
Proc. 29th Annu. Int. Symp. Comput. Arch.
, pp. 14-24
-
-
Shivkumar, P.1
-
8
-
-
84891557007
-
-
[Online] Available
-
[Online]. Available: http://infocenter.arm.com/help/index.jsp?topic=/com. arm.doc.ddi0360e/I1002919.htmlARM 11 processors
-
-
-
-
11
-
-
84871399918
-
Frequency dependence of alpha-particle induced soft error rates of flipflops in 40-nm CMOS technology
-
Dec.
-
S. Jagannathan, T. D. Loveless, B. L. Bhuva, N. J. Gaspard, N. Mahatme, T. Assis, S. J. Wen, R. Wong, and L. W. Massengill, "Frequency dependence of alpha-particle induced soft error rates of flipflops in 40-nm CMOS technology," IEEE Trans. Nucl. Sci., vol. 59, pp. 2796-2802, Dec. 2012.
-
(2012)
IEEE Trans. Nucl. Sci.
, vol.59
, pp. 2796-2802
-
-
Jagannathan, S.1
Loveless, T.D.2
Bhuva, B.L.3
Gaspard, N.J.4
Mahatme, N.5
Assis, T.6
Wen, S.J.7
Wong, R.8
Massengill, L.W.9
-
12
-
-
11144230787
-
Timing vulnerability factors of sequentials
-
DOI 10.1109/TDMR.2004.831993
-
N. Seifert and N. Tam, "Timing vulnerability factors of sequentials," IEEE Trans. Device Mater. Reliability, vol. 4, pp. 516-522, Sep. 2004. (Pubitemid 40049430)
-
(2004)
IEEE Transactions on Device and Materials Reliability
, vol.4
, Issue.3
, pp. 516-522
-
-
Seifert, N.1
Tam, N.2
-
13
-
-
0038310282
-
A systematic approach to ser estimation and solutions
-
H. T. Nguyen and Y. Yagil, "A systematic approach to SER estimation and solutions," in Proc. Int. Rel. Phys. Symp., 2003, pp. 60-70.
-
(2003)
Proc. Int. Rel. Phys. Symp.
, pp. 60-70
-
-
Nguyen, H.T.1
Yagil, Y.2
-
15
-
-
0028112725
-
On the latching probability of particle induced transients in combinational networks
-
P. Liden, P. Dahlgren, R. Johansson, and J. Karlsson, "On the latching probability of particle induced transients in combinational networks," in Proc. 24th Symp. Fault Tolerant Comput., 1994, pp. 340-349.
-
(1994)
Proc. 24th Symp. Fault Tolerant Comput.
, pp. 340-349
-
-
Liden, P.1
Dahlgren, P.2
Johansson, R.3
Karlsson, J.4
-
16
-
-
72349097010
-
A bias-dependent single-event compact model implemented into BSIM4 and a 90 nm CMOS process design kit
-
Dec.
-
J. S.Kauppila, A. L. Sternberg, M. L. Alles, A.M. Francis, J.Holmes, O. A. Amusan, and L. W. Massengill, "A bias-dependent single-event compact model implemented into BSIM4 and a 90 nm CMOS process design kit," IEEE Trans. Nucl. Sci., vol. 56, no. 6, pp. 3152-3157, Dec. 2009.
-
(2009)
IEEE Trans. Nucl. Sci.
, vol.56
, Issue.6
, pp. 3152-3157
-
-
Kauppila, J.S.1
Sternberg, A.L.2
Alles, M.L.3
Francis, A.M.4
Holmes, J.5
Amusan, O.A.6
Massengill, L.W.7
-
17
-
-
58849135802
-
Single-event transient pulse propagation in digital CMOS
-
Dec.
-
L. W. Massengill and P. W. Tuinenga, "Single-event transient pulse propagation in digital CMOS," IEEE Trans. Nucl. Sci., vol. 55, pp. 2861-2871, Dec. 2008.
-
(2008)
IEEE Trans. Nucl. Sci.
, vol.55
, pp. 2861-2871
-
-
Massengill, L.W.1
Tuinenga, P.W.2
-
18
-
-
37249070350
-
Effect of well and substrate potential modulation on single event pulse shape in deep submicron CMOS
-
DOI 10.1109/TNS.2007.910863
-
S. DasGupta, A. F. Witulski, B. L. Bhuva, M. L. Alles, R. A. Reed, O. A. Amusan, J. R. Ahlbin, R. D. Schrimpf, and L. W. Massengill, "Effect of well and substrate potentialmodulation on single event pulse shape in deep submicron CMOS," IEEE Trans. Nucl. Sci., vol. 54, no. 6, pp. 2407-2412, Dec. 2007. (Pubitemid 350274098)
-
(2007)
IEEE Transactions on Nuclear Science
, vol.54
, Issue.6
, pp. 2407-2412
-
-
DasGupta, S.1
Witulski, A.F.2
Bhuva, B.L.3
Alles, M.L.4
Reed, R.A.5
Amusan, O.A.6
Ahlbin, J.R.7
Schrimpf, R.D.8
Massengill, L.W.9
-
19
-
-
0036575107
-
Embedded robustness IPs for transient-error-free ICs
-
E. Dupont, M. Nicolaidis, and P. Rohr, "Embedded robustness IPs for transient error-free ICs," IEEE Design Test Comput., vol. 19, no. 3, pp. 56-70, May. 2002. (Pubitemid 34631169)
-
(2002)
IEEE Design and Test of Computers
, vol.19
, Issue.3
, pp. 56-70
-
-
Dupont, E.1
Nicolaidis, M.2
Rohr, P.3
-
20
-
-
37249075972
-
Effect of voltage fluctuations on the single event transient response of deep submicron digital circuits
-
DOI 10.1109/TNS.2007.907433
-
M. J. Gadlage, R. D. Schrimpf, B. Narasimham, B. L. Bhuva, P. H. Eaton, and J. M. Benedetto, "Effect of voltage fluctuations on the single event transient response of deep submicron digital circuits," IEEE Trans. Nucl. Sci., vol. 55, pp. 2495-2499, Dec. 2007. (Pubitemid 350274111)
-
(2007)
IEEE Transactions on Nuclear Science
, vol.54
, Issue.6
, pp. 2495-2499
-
-
Gadlage, M.J.1
Schrimpf, R.D.2
Narasimham, B.3
Bhuva, B.L.4
Eaton, P.H.5
Benedetto, J.M.6
-
21
-
-
84882811879
-
Reliability-aware synthesis of combinational logic with minimal performance penalty
-
Dec.
-
D. B. Limbrick, N. N. Mahatme, W. H. Robinson, and B. L. Bhuva, "Reliability-aware synthesis of combinational logic with minimal performance penalty," IEEE Trans. Nucl. Sci., vol. 60, pp. 2776-2781, Dec. 2007.
-
(2007)
IEEE Trans. Nucl. Sci.
, vol.60
, pp. 2776-2781
-
-
Limbrick, D.B.1
Mahatme, N.N.2
Robinson, W.H.3
Bhuva, B.L.4
|