메뉴 건너뛰기




Volumn 60, Issue 6, 2013, Pages 4200-4206

Impact of supply voltage and frequency on the soft error rate of logic circuits

Author keywords

Combinational logic; high frequency circuits; soft error rate; supply voltage variation

Indexed keywords

ALPHA PARTICLES; ERROR CORRECTION; FLIP FLOP CIRCUITS; IRRADIATION; LOGIC CIRCUITS; MICROPROCESSOR CHIPS;

EID: 84891557511     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2013.2288782     Document Type: Article
Times cited : (37)

References (21)
  • 2
    • 33745174527 scopus 로고    scopus 로고
    • Power reduction techniques for microprocessor systems
    • DOI 10.1145/1108956.1108957
    • V. Venkatachalam and M. Franz, "Power reduction techniques for microprocessor systems," ACM Comput. Surv., vol. 37, pp. 195-237, 2005. (Pubitemid 43892670)
    • (2005) ACM Computing Surveys , vol.37 , Issue.3 , pp. 195-237
    • Venkatachalam, V.1    Franz, M.2
  • 3
    • 82455211905 scopus 로고    scopus 로고
    • Next generation intel micro-architecture (Nehalem) family: Architectural insights and power management
    • S. Gunther and R. Singhal, "Next generation intel micro-architecture (Nehalem) family: Architectural insights and power management," Intel Developer Forum 2008.
    • (2008) Intel Developer Forum
    • Gunther, S.1    Singhal, R.2
  • 5
    • 0034450511 scopus 로고    scopus 로고
    • Impact of CMOS technology scaling on the atmospheric neutron soft error rate
    • DOI 10.1109/23.903813, PII S0018949900111967
    • P. Hazucha and C. Svensson, "Impact of CMOS technology scaling on the atmospheric neutron soft error rate," IEEE Trans. Nucl. Sci., vol. 47, pp. 2586-2594, Dec. 2000. (Pubitemid 32321347)
    • (2000) IEEE Transactions on Nuclear Science , vol.47 , Issue.6 , pp. 2586-2594
    • Hazucha, P.1    Svensson, C.2
  • 7
    • 0036287089 scopus 로고    scopus 로고
    • The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays
    • P. Shivkumar, "The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays," in Proc. 29th Annu. Int. Symp. Comput. Arch., 2002, pp. 14-24.
    • (2002) Proc. 29th Annu. Int. Symp. Comput. Arch. , pp. 14-24
    • Shivkumar, P.1
  • 8
    • 84891557007 scopus 로고    scopus 로고
    • [Online] Available
    • [Online]. Available: http://infocenter.arm.com/help/index.jsp?topic=/com. arm.doc.ddi0360e/I1002919.htmlARM 11 processors
  • 12
  • 13
    • 0038310282 scopus 로고    scopus 로고
    • A systematic approach to ser estimation and solutions
    • H. T. Nguyen and Y. Yagil, "A systematic approach to SER estimation and solutions," in Proc. Int. Rel. Phys. Symp., 2003, pp. 60-70.
    • (2003) Proc. Int. Rel. Phys. Symp. , pp. 60-70
    • Nguyen, H.T.1    Yagil, Y.2
  • 17
    • 58849135802 scopus 로고    scopus 로고
    • Single-event transient pulse propagation in digital CMOS
    • Dec.
    • L. W. Massengill and P. W. Tuinenga, "Single-event transient pulse propagation in digital CMOS," IEEE Trans. Nucl. Sci., vol. 55, pp. 2861-2871, Dec. 2008.
    • (2008) IEEE Trans. Nucl. Sci. , vol.55 , pp. 2861-2871
    • Massengill, L.W.1    Tuinenga, P.W.2
  • 19
    • 0036575107 scopus 로고    scopus 로고
    • Embedded robustness IPs for transient-error-free ICs
    • E. Dupont, M. Nicolaidis, and P. Rohr, "Embedded robustness IPs for transient error-free ICs," IEEE Design Test Comput., vol. 19, no. 3, pp. 56-70, May. 2002. (Pubitemid 34631169)
    • (2002) IEEE Design and Test of Computers , vol.19 , Issue.3 , pp. 56-70
    • Dupont, E.1    Nicolaidis, M.2    Rohr, P.3
  • 20
    • 37249075972 scopus 로고    scopus 로고
    • Effect of voltage fluctuations on the single event transient response of deep submicron digital circuits
    • DOI 10.1109/TNS.2007.907433
    • M. J. Gadlage, R. D. Schrimpf, B. Narasimham, B. L. Bhuva, P. H. Eaton, and J. M. Benedetto, "Effect of voltage fluctuations on the single event transient response of deep submicron digital circuits," IEEE Trans. Nucl. Sci., vol. 55, pp. 2495-2499, Dec. 2007. (Pubitemid 350274111)
    • (2007) IEEE Transactions on Nuclear Science , vol.54 , Issue.6 , pp. 2495-2499
    • Gadlage, M.J.1    Schrimpf, R.D.2    Narasimham, B.3    Bhuva, B.L.4    Eaton, P.H.5    Benedetto, J.M.6
  • 21
    • 84882811879 scopus 로고    scopus 로고
    • Reliability-aware synthesis of combinational logic with minimal performance penalty
    • Dec.
    • D. B. Limbrick, N. N. Mahatme, W. H. Robinson, and B. L. Bhuva, "Reliability-aware synthesis of combinational logic with minimal performance penalty," IEEE Trans. Nucl. Sci., vol. 60, pp. 2776-2781, Dec. 2007.
    • (2007) IEEE Trans. Nucl. Sci. , vol.60 , pp. 2776-2781
    • Limbrick, D.B.1    Mahatme, N.N.2    Robinson, W.H.3    Bhuva, B.L.4


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.